- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄42394 > 93C66BX-E/SN 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | 93C66BX-E/SN |
| 元件分類： | PROM |
| 英文描述： | 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 3.90 MM, ROHS COMPLIANT, PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 4/30頁 |
| 文件大?。?/td> | 550K |
| 代理商： | 93C66BX-E/SN |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
DS21795D-page 12
2008 Microchip Technology Inc.
3.0
PIN DESCRIPTIONS
TABLE 3-1:
PIN DESCRIPTIONS
3.1
Chip Select (CS)
A high level selects the device; a low level deselects
the device and forces it into Standby mode. However, a
programming cycle which is already in progress will be
completed, regardless of the Chip Select (CS) input
signal. If CS is brought low during a program cycle, the
device will go into Standby mode as soon as the
programming cycle is completed.
CS must be low for 250 ns minimum (TCSL) between
consecutive instructions. If CS is low, the internal
control logic is held in a Reset status.
3.2
Serial Clock (CLK)
The Serial Clock is used to synchronize the communi-
cation between a master device and the 93XX series
device. Opcodes, address and data bits are clocked in
on the positive edge of CLK. Data bits are also clocked
out on the positive edge of CLK.
CLK can be stopped anywhere in the transmission
sequence (at high or low level) and can be continued
anytime with respect to Clock High Time (TCKH) and
Clock Low Time (TCKL). This gives the controlling
master freedom in preparing opcode, address and
data.
CLK is a “don’t care” if CS is low (device deselected). If
CS is high, but the Start condition has not been
detected (DI = 0), any number of clock cycles can be
received by the device without changing its status (i.e.,
waiting for a Start condition).
CLK cycles are not required during the self-timed write
(i.e., auto erase/write) cycle.
After detection of a Start condition the specified number
of clock cycles (respectively low-to-high transitions of
CLK) must be provided. These clock cycles are
required to clock in all required opcode, address and
data bits before an instruction is executed. CLK and DI
then become “don’t care” inputs waiting for a new Start
condition to be detected.
3.3
Data In (DI)
Data In (DI) is used to clock in a Start bit, opcode,
address and data synchronously with the CLK input.
3.4
Data Out (DO)
Data Out (DO) is used in the Read mode to output data
synchronously with the CLK input (TPD after the posi-
tive edge of CLK).
This pin also provides Ready/Busy status information
during erase and write cycles. Ready/Busy status infor-
mation is available on the DO pin if CS is brought high
after being low for minimum Chip Select Low Time
(TCSL) and an erase or write operation has been
initiated.
The Status signal is not available on DO, if CS is held
low during the entire erase or write cycle. In this case,
DO is in the High-Z mode. If status is checked after the
erase/write cycle, the data line will be high to indicate
the device is ready.
Note:
Issuing a Start bit and then taking CS low
will clear the Ready/Busy status from DO.
3.5
Organization (ORG)
When the ORG pin is connected to VCC or Logic HI, the
(x16) memory organization is selected. When the ORG
pin is tied to VSS or Logic LO, the (x8) memory
must be tied to a valid logic level.
93XX66A devices are always (x8) organization and
93XX66B devices are always (x16) organization.
Name
SOIC/PDIP/
MSOP/TSSOP/
DFN
SOT-23
Rotated SOIC
Function
CS
1
5
3
Chip Select
CLK
2
4
Serial Clock
DI
3
5
Data In
DO
4
1
6
Data Out
VSS
5
2
7
Ground
ORG/NC
6
N/A
8
Organization / 93XX66C
No Internal Connection / 93XX66A/B
NC
7
N/A
1
No Internal Connection
VCC
8
6
2
Power Supply
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 93C66AXT-I/ST | 512 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93LC66A-E/STG | 512 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93LC66C-I/SN | 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93C66B-I/OT | 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO6 |
| 93C66AT-I/MSG | 512 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 93C66BXESNG | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66BXEST | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66BXESTG | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66BXIMS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66BXIMSG | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。