- 您現在的位置：買賣IC網 > PDF目錄42445 > 93C56C-I/OT 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO6 PDF資料下載
參數資料
| 型號： | 93C56C-I/OT |
| 元件分類： | PROM |
| 英文描述： | 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO6 |
| 封裝： | PLASTIC, SC-74A, SOT-23, 6 PIN |
| 文件頁數： | 10/38頁 |
| 文件大?。?/td> | 700K |
| 代理商： | 93C56C-I/OT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
93XX46X/56X/66X/76X/86X
DS21929D-page 18
2007 Microchip Technology Inc.
4.5
Organization (ORG)
When the ORG pin is connected to VCC or Logic HI, the
(x16) memory organization is selected. When the ORG
pin is tied to VSS or Logic LO, the (x8) memory
organization is selected. For proper operation, ORG
must be tied to a valid logic level.
For devices without the ORG functionality, there is no
internal connection to the ORG pin. In these devices
the functionality has been set at the factory to support
a single word size.
‘A’ series devices – x8 organization
‘B’ series devices – x16 organization
4.6
Program Enable (PE)
A logic level on the PE pin will enable or disable the abil-
ity to write data to the memory array in only the 8-lead
93XX76C and 93XX86C devices. For all other devices
the PE function is not present and the PE pin is a no
connect. When driving the PE pin to a logic High, the
device can be programmed, but when the PE pin is
driven Low, programming is inhibited. This pin is used
in parallel with the EWEN/EWDS latch to protect the
memory array from inadvertent writes, as shown in
In either the 93XX76C or 93XX86C devices, the PE pin
must be tied to a specific logic level and cannot be
floated. In all other devices without the PE function, the
PE pin has no internal connections and programming is
always enabled.
TABLE 4-2:
WRITE PROTECTION SCHEME
EWEN/EWDS Latch
PE Pin*
Array WRITE
Enabled
1
Yes
Disabled
1
No
Enabled
0
No
Disabled
0
No
* PE pin level does not alter the state of the EWEN/EWDS latch.
Note:
For devices with PE functionality such as 93XX76C or 93XX86C, the write sequence requires a logic high
signal on the PE pin prior to the rising edge of clock on the last data bit.
相關PDF資料 |
PDF描述 |
|---|---|
| 93AA46B-I/OT | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO6 |
| 93AA46AT-E/P | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDIP8 |
| 93AA66B-E/MC | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93AA66B-E/ST | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93AA66C-I/OT | 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO6 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 93C56CMS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM |
| 93C56CP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM |
| 93C56CSN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM |
| 93C56CST | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM |
| 93C56CT-E/CH | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:1K-16K Microwire Compatible Serial EEPROMs |
發(fā)布緊急采購，3分鐘左右您將得到回復。