參數(shù)資料
型號: 935269142518
廠商: NXP SEMICONDUCTORS
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
封裝: 3.90 MM, PLASTIC, MS-012, SOT-96, SO-8
文件頁數(shù): 14/18頁
文件大?。?/td> 220K
代理商: 935269142518
Philips Semiconductors
Product data
NE56604-42
System reset with built-in watchdog timer
2001 Aug 22
5
AC ELECTRICAL CHARACTERISTICS
Characteristics measured with VCC = 5.0 V, and Tamb = 25 °C, unless otherwise specified.
See Figure 27 (Test circuit 2) for test configuration used for AC parameters.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
tP1
Minimum power supply pulse width for
detection
4.0 V
≤ negative-going VCC pulse ≤ 5.0 V
8.0
s
tCLKW
Clock input pulse width
3.0
s
tCLK
Clock input cycle
20
s
tWDM
Watchdog monitoring time (Notes 1, 6)
CT = 0.1 F; RCT = open
50
100
150
ms
tWDR
Watchdog reset time (Notes 2, 6)
CT = 0.1 F
1.0
2.0
3.0
ms
tPR
Power-on reset delay time (Notes 3, 6)
VCC = rising from 0 V; CT = 0.1 F
50
100
150
ms
tPD1
Reset propagation delay time (Note 4)
RESET: RL1 = 2.2 k; CL1 = 100 pF
2.0
10
s
tPD2
RESET: RL2 = 10 k; CL2 = 20 pF
3.0
10
s
tR1
Reset rise time (Note 5)
RESET: RL1 = 2.2 k; CL1 = 100 pF
1.0
1.5
s
tR2
RESET: RL2 = 10 k; CL2 = 20 pF
1.0
1.5
s
tF1
Reset fall time (Note 5)
RESET: RL1 = 2.2 k; CL1 = 100 pF
0.1
0.5
s
tF2
RESET: RL2 = 10 k; CL2 = 20 pF
0.5
1.0
s
NOTES:
1. ‘Watchdog monitoring time’ is the duration from the last pulse (negative-going edge) of the timer clear clock pulse until reset output pulse
occurs (see Figure 20). A reset signal is output if a clock pulse is not input during this time. Watchdog monitoring time can be modified by
changing the value of the RCT pull-up resistor. Monitoring time adjustments are shown in Figure 25.
2. ‘Watchdog reset time’ is the reset pulse width (see Figure 20).
3. ‘Power-on reset delay time’ is the duration measured from the time VCC exceeds the upper detection threshold (VSH) and power-on reset
release is experienced (RESET output HIGH; RESET output LOW).
4. ‘Reset response time’ is the duration from when the supply voltage sags below the lower detection threshold (VSL) and reset occurs (RESET
output LOW, RESET output HIGH).
5. Reset rise and fall times are measured at 10% and 90% output levels.
6. Watchdog monitoring time (tWDM), watchdog reset time (tWDR), and power-on reset delay time (tPR) during power-on can be modified by
varying the CT capacitance. The times can be approximated by applying the following formula. The recommended range for CT is 0.001 F
to 10
F.
Formula 1.
Calculation for approximate tPR, tWDM, and tWDR values:
tPR (ms) ≈ 1000 × CT (F)
tWDM (ms) ≈ 1000 × CT (F)
tWDR (ms) ≈ 20 × CT (F)
Example:
When CT = 0.1 F and RCT = open:
tPR ≈ 100 ms
tWDM ≈ 100 ms
tWDR ≈ 2.0 ms
相關PDF資料
PDF描述
935269148518 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
935269503115 0.3 A SWITCHING CONTROLLER, 115 kHz SWITCHING FREQ-MAX, PDSO5
935269500115 0.3 A SWITCHING CONTROLLER, 115 kHz SWITCHING FREQ-MAX, PDSO5
935269499115 0.3 A SWITCHING CONTROLLER, 115 kHz SWITCHING FREQ-MAX, PDSO5
935269502115 0.3 A SWITCHING CONTROLLER, 115 kHz SWITCHING FREQ-MAX, PDSO5
相關代理商/技術參數(shù)
參數(shù)描述
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3
935269987557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA