- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄122717 > 935263686518 (NXP SEMICONDUCTORS) 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935263686518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 10/22頁 |
| 文件大?。?/td> | 170K |
| 代理商： | 935263686518 |
Philips Semiconductors
Preliminary specification
PDI1394P11A
3-port physical layer interface
1999 Mar 10
18
23.0
RECEIVE
When data is received by the phy from the serial bus, it will transfer the data to the link for further processing. The phy will assert ‘Receive’ on
the CTL lines and ‘1’ on each D pin. The phy indicates the start of the packet by placing the speed code on the data bus. The phy will then
proceed with the transmittal of the packet to the link on the D lines while still keeping the ‘Receive’ status on the CTL pins. Once the packet has
been completely transferred, the phy will assert ‘Idle’ on the CTL pins which will complete the receive operation.
NOTE: The speed is a phy-link protocol and not included in the CRC.
23.1
RECEIVE TIMING WAVEFORMS
SV00234
00
PHY
CTL [0:1]
10
00
10
00
0000
PHY
D [0:3]
1111
P1
Pn
0000
1111
SPD
P0
0000
NOTE:
SPD = Speed Code
P0 Pn = Packet Data
NOTE:
SPD = Speed Code
P0 Pn = packet data
Figure 11.
Receive Timing Waveforms
The speed code for the receiver is as follows:
D [0:3]
DATA RATE
(Mbit/s)
00XX
100
0100
200
NOTE:
X transmitted as 0, ignored on receive.
24.0
POWER CLASS BITS IN SELF–ID PACKET
The settings of the PC[0:2] pins appear in the pwr field of the self–ID packet. Bit 21 is transmitted first, followed by bit 22 and then bit 23.
pwr[21:23]
DESCRIPTION
000
Node does not need power and does not repeat power.
001
Node is self powered, and provides a minimum of 15 W to the bus.
010
Node is self powered, and provides a minimum of 30 W to the bus.
011
Node is self powered, and provides a minimum of 45 W to the bus.
100
Node may be powered from the bus, and is using up to 1 W.
101
Node may be powered from the bus, and is using up to 1 W. An additional 2 W is needed to enable the LLC and higher layers.
110
Node may be powered from the bus, and is using up to 1 W. An additional 5 W is needed to enable the LLC and higher layers.
111
Node may be powered from the bus, and is using up to 1 W. An additional 9 W is needed to enable the LLC and higher layers.
相關PDF資料 |
PDF描述 |
|---|---|
| 9154A-04CS16 | 100 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| 9212AF-13 | 533.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| 9248BF-138LF | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9250BF-28LF-T | 133.32 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S208DGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。