- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24780 > 935187340118 (NXP SEMICONDUCTORS) HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935187340118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 計(jì)數(shù)器 |
| 英文描述： | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 封裝： | SOT-338-1, SSOP-16 |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大?。?/td> | 173K |
| 代理商： | 935187340118 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
December 1990
2
Philips Semiconductors
Product specication
Presettable synchronous 4-bit binary
counter; synchronous reset
74HC/HCT163
FEATURES
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Synchronous reset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT163 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT163 are synchronous presettable binary
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
For the “163” the clear function is synchronous.
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level after the
next positive-going transition on the clock (CP) input
(provided that the set-up and hold time requirements for
MR are met). This action occurs regardless of the levels at
PE, CET and CEP inputs.
This synchronous reset feature enables the designer to
modify the maximum count with only one external NAND
gate.
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax
1
t
P max
() (CPtoTC)
t
SU (CEP to CP)
+
-------------------------------------------------------------------------------------------------
=
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf =6ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CP to Qn
CP to TC
CET to TC
CL =15pF;
VCC =5V
17
21
11
20
25
14
ns
fmax
maximum clock frequency
51
50
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation
capacitance per package
notes 1 and 2
33
35
pF
Notes
1. CPD is used to determine the
dynamic power dissipation
(PD in W):
PD =CPD × VCC2 × fi +
∑ (CL × VCC2 × fo)
where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of
outputs
CL = output load capacitance in
pF
VCC = supply voltage in V
2. For HC the condition is
VI = GND to VCC
For HCT the condition is
VI = GND to VCC 1.5 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935187340112 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 933715020653 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 933670020652 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16 |
| 935187350118 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 935187330112 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9351MC2-BKV | 制造商:BEVCO Ergonomic Seating 功能描述:DELUXE CLEANROOM TASK STOOL ON GLIDES W/FOOTRING, Approval Categories:Certified 制造商:BEVCO Ergonomic Seating 功能描述:DELUXE CLEANROOM TASK STOOL ON GLIDES W/FOOTRING, Body Material:Vinyl Seat & Back, Foam Padding, Polyproplene Backshell, Aluminum Base, Color:Black, For Use With:Bevco A5 Adjustable Armrests & 3850S/5 Dual-Wheel Hard-Floor Casters , RoHS Compliant: NA |
| 9351MC2-BLV | 制造商:BEVCO Ergonomic Seating 功能描述:DELUXE CLEANROOM TASK STOOL ON GLIDES W/FOOTRING, Body Material:Vinyl Seat & Back, Foam Padding, Polyproplene Backshell, Aluminum Base, Color:Royal Blue, Series:9000, Size:Seat: 20"W x 18"D x 3"H, Back: 17.5"W x 16"H x 3"D , RoHS Compliant: NA |
| 9351ME-CH | 制造商:BEVCO Ergonomic Seating 功能描述:DELUXE ESD TASK STOOL ON GLIDES W/FOOTRING, Body Material:ESD Fabric Seat & Back, Foam Padding, ESD Polyproplene Backshell, Aluminum Base, Color:Charcoal, Series:9000, Size:Seat: 20"W x 18"D x 3"H, Back: 17.5"W x 16"H x 3"D , RoHS Compliant: NA |
| 9351ME-NY | 制造商:BEVCO Ergonomic Seating 功能描述:DELUXE ESD TASK STOOL ON GLIDES W/FOOTRING, Approval Categories:Exceeds ANSI/BIF 制造商:BEVCO Ergonomic Seating 功能描述:DELUXE ESD TASK STOOL ON GLIDES W/FOOTRING, Body Material:ESD Fabric Seat & Back, Foam Padding, ESD Polyproplene Backshell, Aluminum Base, Color:Navy Blue, Series:9000, Size:Seat: 20"W x 18"D x 3"H, Back: 17.5"W x 16"H x 3"D , RoHS Compliant: NA |
| 9352 | 功能描述:螺絲和緊固件 1" 10-32 NYLON PAN RoHS:否 制造商:Unspecified 產(chǎn)品: 類型:Washer 螺紋大小: 長(zhǎng)度: 材料:Steel 電鍍:Nickel 螺絲頭: 螺絲類型: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。