參數(shù)資料
型號(hào)： 935080330112
廠商： NXP SEMICONDUCTORS
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24
封裝： PLASTIC, SOT-108, SO-24
文件頁(yè)數(shù)： 23/23頁(yè)
文件大?。?/td> 211K
代理商： 935080330112
June 1994
9
Philips Semiconductors
Product specication
8-bit high-speed analog-to-digital converter
TDF8704
Notes
1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock
must be less than 1 ns.
2. Full-scale sine wave (fi = 4.43 MHz; fclk = 50 MHz).
3. Determined by beat frequency method on a reconstructed sine wave signal for no missing codes and no glitches.
4. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale
input (square-wave signal) in order to sample the signal and obtain correct output data.
5. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 4K acquisition points per period. The
calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency).
Conversion to signal-to-noise ratio: S/N = EB
× 6.02 + 1.76 dB.
6. Intermodulation measured relative to either tone with analog input frequencies of 4.43 MHz and 4.53 MHz. The two
input signals have the same amplitude and the total amplitude of both signals provides full scale to the converter.
7. Measurement taken using video analyser VM700A.
8. Output data acquisition: the output data is available after the maximum delay time of td.
Timing (note 8; see Figs 5 and 7; fclk = 50 MHz)
tds
sampling delay time
2ns
th
output hold time
5
ns
td
output delay time
12
15
ns
3-state output delay times (see Figs 6 and 7)
tdZH
enable HIGH
610
ns
tdZL
enable LOW
12
16
ns
tdHZ
disable HIGH
50
54
ns
tdLZ
disable LOW
10
14
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Fig.3
Influence of Tamb on VI(T) and VI(B) under
5 V supply.
handbook, halfpage
60
3.49
3.43
3.45
3.47
MBD868
1.29
1.23
1.25
1.27
V I (T)
(V)
VI (B)
(V)
20
60
100
T
( C)
o
0.1 mV/K
0.05 mV/K
VI (T)
VI (B)
amb
Fig.4
Influence of supply voltage on VI(T) and
VI(B) under Tamb = 25 °C.
andbook, halfpage
4.25
4.75
5.75
3.44
3.38
3.40
3.42
MSA689
5.25
1.28
1.22
1.24
1.26
V I (T)
(V)
V I (B)
(V)
17 mV/V
7 mV/V
V
(V)
CC
VI (T)
V I (B)
相關(guān)PDF資料
PDF描述
935080330118 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24
935080310112 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24
935080310118 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24
935084010112 FM, AUDIO SINGLE CHIP RECEIVER, PDSO20
935084010118 FM, AUDIO SINGLE CHIP RECEIVER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935087-000 制造商:TE Connectivity 功能描述:301A511-51-05/164-0 - Bulk
935087N001 制造商:TE Connectivity 功能描述:301A511-51-05/164-CS7092 制造商:TE Connectivity 功能描述:301A511-51-05/164-CS7092 - Bulk
9350DC-200-0GZZZA 制造商:Siemens 功能描述:
9350DC-200-0ZZZTA 制造商:Siemens 功能描述:
9350DC-200-0ZZZZA 制造商:Siemens 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*