- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24666 > 933794660602 (NXP SEMICONDUCTORS) F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 PDF資料下載
參數(shù)資料
| 型號： | 933794660602 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, SOT-38-4, DIP-16 |
| 文件頁數(shù)： | 3/10頁 |
| 文件大?。?/td> | 93K |
| 代理商： | 933794660602 |
Philips Semiconductors
Product specification
74F112
Dual J-K negative edge-triggered flip-flop
2
February 9, 1990
853–0338 98775
FEATURE
Industrial temperature range available (–40°C to +85°C)
DESCRIPTION
The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop,
feature individual J, K, Clock (CPn), Set (SD) and Reset (RD)
inputs, true (Qn) and complementary (Qn) outputs.
The SD and RD inputs, when Low, set or reset the outputs as shown
in the Function Table, regardless of the level at the other inputs.
A High level on the clock (CPn) input enables the J and K inputs and
data will be accepted. The logic levels at the J and K inputs may be
allowed to change while the CPn is High and flip-flop will perform
according to the Function Table as long as minimum setup and hold
times are observed. Output changes are initiated by the High-to-Low
transition of the CPn.
PIN CONFIGURATION
16
15
14
13
12
11
10
7
6
5
4
3
2
1
Q1
VCC
K1
J1
SD1
CP1
RD0
RD1
CP0
K0
Q0
J0
SD0
Q0
9
8
GND
Q1
SF00103
TYPE
TYPICAL PROPAGATION DELAY
TYPICAL SUPPLY CURRENT (TOTAL)
74F112
100MHz
15mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
VCC = 5V ±10%, Tamb = 0°C to +70°C
INDUSTRIAL RANGE
VCC = 5V ±10%, Tamb = –40°C to +85°C
PKG DWG #
16-pin plastic DIP
N74F112N
I74F112N
SOT38-4
16-pin plastic SO
N74F112D
I74F112D
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F (U.L.) HIGH/LOW
LOAD VALUE HIGH/LOW
J0, J1
J inputs
1.0/1.0
20
A/0.6mA
K0, K1
K inputs
1.0/1.0
20
A/0.6mA
SD0, SD1
Set inputs (active Low)
1.0/5.0
20
A/3.0mA
RD0, RD1
Reset inputs (active Low)
1.0/5.0
20
A/3.0mA
CP0, CP1
Clock Pulse input (active falling edge)
1.0/4.0
20
A/2.4mA
Q0, Q0; Q1, Q1
Data outputs
50/33
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20
A in the High state and 0.6mA in the Low state.
相關PDF資料 |
PDF描述 |
|---|---|
| 933861300602 | F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 935025650602 | F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 935025660602 | F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 |
| 935025650623 | F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 0560-6600-B1 | ADSL Magnetics Lucent WildWire 12V ADSL Full Rate CO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 9337-A17R | 制造商:GC Electronics 功能描述: |
| 9337C | 制造商:Hubbell Premise Wiring 功能描述: |
| 9337-CHR-100 | 制造商:Belden Inc 功能描述: |
| 9337CKE100M | 制造商:RFMD 制造商全稱:RF Micro Devices 功能描述:380W GaN WIDEBAND PULSED |
| 9337CMG | 制造商:Apex Tool Group 功能描述:7 IN. DIAGONAL CUTTING S J PLIERS W/CO-MOLDED GRIPS, LASER HARDENED EDGES, CDD |
發(fā)布緊急采購，3分鐘左右您將得到回復。