- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24644 > 933520200112 (NXP SEMICONDUCTORS) SPECIALTY LOGIC CIRCUIT, CDIP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 933520200112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 標(biāo)準(zhǔn)邏輯 |
| 英文描述： | SPECIALTY LOGIC CIRCUIT, CDIP28 |
| 封裝： | CERAMIC, SOT-135V, DIP-28 |
| 文件頁數(shù)： | 9/10頁 |
| 文件大小： | 148K |
| 代理商： | 933520200112 |
January 1995
8
Philips Semiconductors
Product specication
Universal divider
HEF4751V
LSI
CASCADING OF U.D.s (see also Fig. 8)
A U.D. is programmed into the ‘slave’ mode by the
programme input data: n2A = 11, n2B = 10,
n3A =n4A =n3B =n4B =n5B = 0. A U.D. operating in the
slave mode performs the function of two extra
programmable stages C2’ and C3’ to a ‘master’ (not slave)
mode operating U.D. More slave U.D.s may be used,
every slave adding two lower significant digits to the
system.
Output OFB3 is converted to the borrow output of the
programme data subtractor, which is valid after fetch
period 5. Input SI is the borrow input (both in master and in
slave mode), which has to be valid in fetch period 0. Input
SI has to be connected to output OFB3 of a following slave,
if not present, to LOW. For proper transfer of the borrow
from a lower to a higher significant U.D. subtractor, the
U.D.s have to be programmed sequentially in order of
significance or synchronously if the programme is
repeated at least the number of U.D.s in the system.
Rate input RI and output OFS must be connected to rate
output OFB1 and the input IN of the next slave U.D. The
combination thus formed retains the full programmability
and features of one U.D.
OUTPUT (see also Fig.7)
The normal output of the U.D. is the slow output OFS,
which consists of evenly spaced LOW pulses. This output
is intended for accurate phase comparison. If a better
frequency acquisition time is required, the fast output OFF
can be used. The output frequency on OFF is a factor
M
H higher than the frequency on OFS. However, phase
jitter of maximum
± 1 system input period occurs at OFF,
since the division ratio of the counters preceding OFF are
varied by slow feedback pulse trains from rate selectors
following OFF.
Fig.7 Timing diagram showing output pulses.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 933538080602 | VACUUM FLUOR DISPLAY DRIVER, PDIP18 |
| 933542850602 | VACUUM FLUOR DISPLAY DRIVER, PDIP18 |
| 933771560118 | VACUUM FLUOR DISPLAY DRIVER, PDSO20 |
| 933771560602 | VACUUM FLUOR DISPLAY DRIVER, PDSO20 |
| 935063310118 | VACUUM FLUOR DISPLAY DRIVER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 933551560215 | 制造商:NXP Semiconductors 功能描述:Trans GP BJT NPN 15V 0.025A 3-Pin TO-236AB T/R |
| 933567-1 | 功能描述:手工工具 FEED TRACK (MTA-100) RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool |
| 933568-1 | 功能描述:手工工具 FEED TRK (MTA-156) U/W 931800 RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool |
| 933571100 | 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:GML 24V transparent socket yell LED |
| 933571100+731423002 | 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:Socket with 24V incandescent lamp insert |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。