參數(shù)資料
型號: 933350660602
廠商: NXP SEMICONDUCTORS
元件分類: PLL合成/DDS/VCOs
英文描述: PHASE LOCKED LOOP, 50 MHz, PDIP16
封裝: PLASTIC, SOT-38, DIP-16
文件頁數(shù): 8/9頁
文件大?。?/td> 146K
代理商: 933350660602
Philips Semiconductors
Product specification
NE/SE564
Phase-locked loop
1994 Aug 31
8
6. If pulsed burst or ramp frequency is used for input signal, special
loop filter design may be required in place of simple single
capacitor filter on Pins 4 and 5. (See PLL application section)
7. The input signal to Pin 6 and the VCO feedback signal to Pin 3
must have a duty cycle of 50% for proper operation of the phase
detector. Due to the nature of a balanced mixer if signals are not
50% in duty cycle, DC offsets will occur in the loop which tend to
create an artificial or biased VCO.
8. For multiplier circuits where phase jitter is a problem, loop filter
capacitors may be increased to a value of 10 - 50
F on Pins 4,
5. Also, careful supply decoupling may be necessary. This
includes the counter chain VCC lines.
1
2
6
7
3
9
11
4
5
10
15
16
14
12
13
8
+5V
BIAS
ADJ
2k
FSK
INPUT
1k
+5V
300pF
HYSTERESIS
ADJUST
10k
2k
1.2k
FSK
OUTPUT
0–20pF
33pF
NE564
510
0.1
F
10k
0.1
F
0.22
F 0.22F
10
F/8V
*510
*NOTE:
Use R9-11 only if rise time is critical.
SR01034
Figure 10. 10.8MHz FSK Decoder Using the 564
相關(guān)PDF資料
PDF描述
933698460112 SPECIALTY ANALOG CIRCUIT, PSIP4
933698470112 SPECIALTY ANALOG CIRCUIT, PSIP4
933699330135 0.25 A, 60 V, SILICON, SIGNAL DIODE
933699340135 0.25 A, 120 V, SILICON, SIGNAL DIODE
933699350115 0.25 A, 200 V, SILICON, SIGNAL DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
933353021 制造商:未知廠家 制造商全稱:未知廠家 功能描述:KABELBUCHSE PUR 3POLIG ABGEWINK 2M KABEL
933354021 制造商:未知廠家 制造商全稱:未知廠家 功能描述:KABELBUCHSE PUR 3POLIG WINK NPN 2M KABEL
933355021 制造商:未知廠家 制造商全稱:未知廠家 功能描述:KABELBUCHSE PUR 3POLIG WINK PNP 2M KABEL
933356021 制造商:未知廠家 制造商全稱:未知廠家 功能描述:KABELBUCHSE PUR 4POLIG ABGEWINK 2M KABEL
933357021 制造商:未知廠家 制造商全稱:未知廠家 功能描述:KABELBUCHSE PUR 3POLIG GERADE 2M KABEL