![](http://datasheet.mmic.net.cn/20000/930400801_datasheet_1339482/930400801_2.png)
2
AT40KEL040
4155H–AERO–02/06
***
Note:
1. Packages with FCK will have 8 less clocks.
Description
The AT40KEL040 is a fully PCI-compliant, SRAM-based FPGA with distributed 18 ns
programmable synchronous/asynchronous, dual port/single port SRAM, 8 global clocks,
Cache Logic ability (partially or fully reconfigurable without loss of data), automatic com-
ponent generators, and 50,000 usable gates. I/O counts range from 128 to 384 in Aero-
space standard packages and support 3.3V.
The AT40KEL040 is designed to quickly implement high performance, large gate count
designs through the use of synthesis and schematic-based tools used on a PC and
Sun platform. Atmel’s design tools provide seamless integration with industry standard
tools such as Synplicity, Modelsim, Exemplar and Viewlogic. See the IDS datasheet for
other supported tools.
The AT40KEL040 can be used as a co-processor for high-speed (DSP/processor-
based) designs by implementing a variety of compute-intensive, arithmetic functions.
These include adaptive finite impulse response (FIR) filters, Fast Fourier Transforms
(FFT), convolvers, interpolators and discrete-cosine transforms (DCT) that are required
for video compression and decompression, encryption, convolution and other multime-
dia applications.
Fast, Flexible and
Efficient SRAM
The AT40KEL040 FPGA offers a patented distributed 11 - 13 ns SRAM capability where
the RAM can be used without losing logic resources. Multiple independent, synchronous
or asynchronous, dual port or single port RAM functions (FIFO, scratch pad, etc.) can be
created using Atmel’s macro generator tool.
Fast, Efficient Array and
Vector Multipliers
The AT40KEL040’s patented 8-sided core cell with direct horizontal, vertical and diago-
nal cell-to-cell connections implements ultra fast array multipliers without using any bus-
ing resources. The AT40KEL040’s Cache Logic capability enables a large number of
design coefficients and variables to be implemented in a very small amount of silicon,
enabling vast improvement in system speed at much lower cost than conventional
FPGAs.
Cache Logic Design
The AT40KEL040 is capable of implementing Cache Logic (Dynamic full/partial logic
reconfiguration, without loss of data, on-the-fly) for building adaptive logic and systems.
As new logic functions are required, they can be loaded into the logic cache without los-
ing the data already there or disrupting the operation of the rest of the chip; replacing or
complementing the active logic. The AT40KEL040 can act as a reconfigurable co-pro-
cessor.
Automatic Component
Generators
The AT40KEL040 FPGA family is capable of implementing user-defined, automatically
generated, macros in multiple designs; speed and functionality are unaffected by the
macro orientation or density of the target device. This enables the fastest, most predict-
able and efficient FPGA design approach and minimizes design risk by reusing already
Table 1. AT40KEL040
Device
AT40KEL040
Usable Gates
40K - 50K
Rows x Columns
48 x 48
Cells
2,304
Registers
3,048(1)
RAM Bits
2304
I/O (max)
384