- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364549 > 89C52 (NXP Semiconductors N.V.) 80C51 8-bit microcontroller family8KFlash(80C51八位微控制器系列 8K閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | 89C52 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 8-bit microcontroller family8KFlash(80C51八位微控制器系列 8K閃速存儲器) |
| 中文描述： | 80C51的8位微控制器family8KFlash（80C51的八位微控制器系列8K的閃速存儲器） |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 212K |
| 代理商： | 89C52 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Philips Semiconductors
Product specification
89C51/89C52/89C54/89C58
80C51 8-bit microcontroller family
4K/8K/16K/32K Flash
1999 Oct 27
17
Interrupt Priority Structure
The 89C51/89C52/89C54/89C58 have a 6-source four-level
interrupt structure.
There are 3 SFRs associated with the four-level interrupt. They are
the IE, IP, and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt
Priority High) register makes the four-level interrupt structure
possible. The IPH is located at SFR address B7H. The structure of
the IPH register and a description of its bits is shown in Figure 12.
The function of the IPH SFR is simple and when combined with the
IP SFR determines the priority of each interrupt. The priority of each
interrupt is determined as shown in the following table:
PRIORITY BITS
INTERRUPT PRIORITY LEVEL
IPH.x
IP.x
0
0
Level 0 (lowest priority)
0
1
Level 1
1
0
Level 2
1
1
Level 3 (highest priority)
There are four interrupt levels rather than two as on the 80C51. An
interrupt will be serviced as long as an interrupt of equal or higher
priority is not already being serviced. If an interrupt of equal or
higher level priority is being serviced, the new interrupt will wait until
it is finished before being serviced. If a lower priority level interrupt is
being serviced, it will be stopped and the new interrupt serviced.
When the new interrupt is finished, the lower priority level interrupt
that was stopped will be completed.
Table 7.
Interrupt Table
SOURCE
POLLING PRIORITY
REQUEST BITS
HARDWARE CLEAR
N (L)
1
VECTOR ADDRESS
X0
1
IE0
Y (T)
2
03H
T0
2
TP0
Y
0BH
X1
3
IE1
N (L)
Y (T)
13H
T1
4
TF1
Y
1BH
SP
5
RI, TI
N
23H
T2
6
TF2, EXF2
N
2BH
NOTES:
1. L = Level activated
2. T = Transition activated
EX0
IE (0A8H)
Enable Bit = 1 enables the interrupt.
Enable Bit = 0 disables it.
BIT
IE.7
SYMBOL
EA
FUNCTION
Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually
enabled or disabled by setting or clearing its enable bit.
Not implemented. Reserved for future use.
Timer 2 interrupt enable bit.
Serial Port interrupt enable bit.
Timer 1 interrupt enable bit.
External interrupt 1 enable bit.
Timer 0 interrupt enable bit.
External interrupt 0 enable bit.
IE.6
IE.5
IE.4
IE.3
IE.2
IE.1
IE.0
—
ET2
ES
ET1
EX1
ET0
EX0
SU00571
ET0
EX1
ET1
ES
ET2
—
EA
0
1
2
3
4
5
6
7
Figure 10. IE Registers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 89C58 | 80C51 8-bit microcontroller family 4K/8K/16K/32K Flash |
| 89CNQ135 | |
| 89CNQ150 | |
| 89CNQ | SCHOTTKY RECTIFIER |
| 89CNQ135A | SCHOTTKY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 89C52-24JC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89C52-24PC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89C535 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers with FLASH program memory |
| 89C536 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 16K/64K/512 FLASH |
| 89C538 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers with FLASH program memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。