參數(shù)資料
型號: 89C51RC2
廠商: NXP Semiconductors N.V.
英文描述: 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
中文描述: 80C51的8位閃存微控制器系列16KB/32KB/64KB的ISP /聯(lián)合會與512B/512B/1KB內(nèi)存閃存
文件頁數(shù): 17/52頁
文件大?。?/td> 289K
代理商: 89C51RC2
Philips Semiconductors
Preliminary specification
89C51RB2/89C51RC2/
89C51RD2
80C51 8-bit Flash microcontroller family
16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
1999 Sep 23
17
SCON
Address = 98H
Reset Value = 0000 0000B
SM0/FE
7
SM1
6
SM2
5
REN
4
TB8
3
RB8
2
Tl
1
Rl
0
Bit Addressable
(SMOD0 = 0/1)*
Symbol
Function
FE
Framing Error bit. This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid
frames but should be cleared by software. The SMOD0 bit must be set to enable access to the FE bit.
Serial Port Mode Bit 0, (SMOD0 must = 0 to access bit SM0)
Serial Port Mode Bit 1
SM0
SM1
Mode
Description
Baud Rate**
0
0
0
shift register
f
OSC
/6 (6 clock mode) or f
OSC
/12 (12 clock mode)
0
1
1
8-bit UART
variable
1
0
2
9-bit UART
f
OSC
/32 or f
OSC
/16 (6 clock mode) or
f
OSC
/64 or f
OSC
/32 (12 clock mode)
1
1
3
9-bit UART
variable
Enables the Automatic Address Recognition feature in Modes 2 or 3. If SM2 = 1 then Rl will not be set unless the
received 9th data bit (RB8) is 1, indicating an address, and the received byte is a Given or Broadcast Address.
In Mode 1, if SM2 = 1 then Rl will not be activated unless a valid stop bit was received, and the received byte is a
Given or Broadcast Address. In Mode 0, SM2 should be 0.
Enables serial reception. Set by software to enable reception. Clear by software to disable reception.
The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
In modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that was received.
In Mode 0, RB8 is not used.
Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the
other modes, in any serial transmission. Must be cleared by software.
Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in
the other modes, in any serial reception (except see SM2). Must be cleared by software.
SM0
SM1
SM2
REN
TB8
RB8
Tl
Rl
NOTE:
*SMOD0 is located at PCON6.
**f
OSC
= oscillator frequency
SU01255
Bit:
Figure 7. SCON: Serial Port Control Register
相關(guān)PDF資料
PDF描述
89C51RD2 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
89C51ED2 8-bit Flash Microcontroller
89C536 80C51 8-bit microcontroller family 16K/64K/512 FLASH
89C538 CMOS single-chip 8-bit microcontrollers with FLASH program memory
89C535 CMOS single-chip 8-bit microcontrollers with FLASH program memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
89C51RC2-CM 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Microcontroller with 16K/32K Bytes Flash
89C51RC2-IL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 16K/ 32K Bytes Flash
89C51RC2-IM 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Microcontroller with 16K/32K Bytes Flash
89C51RC2-UL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 16K/ 32K Bytes Flash
89C51RC2-UM 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 16K/ 32K Bytes Flash