- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378246 > 8600V (Lattice Semiconductor Corporation) 3.3V In-System Programmable SuperBIG⑩ High Density PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | 8600V |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | 3.3V In-System Programmable SuperBIG⑩ High Density PLD |
| 中文描述： | 3.3在系統(tǒng)可編程SuperBIG⑩高密度可編程邏輯器件 |
| 文件頁數(shù)： | 1/26頁 |
| 文件大?。?/td> | 333K |
| 代理商： | 8600V |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
ispLSI
3.3V In-System Programmable
SuperBIG High Density PLD
8600V
8600v_03
1
Copyright 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
Features
SuperBIG HIGH DENSITY IN-SYSTEM
PROGRAMMABLE LOGIC
— 3.3V Power Supply
— 32,000 PLD Gates/600 Macrocells
— 192-264 I/O Pins Supporting 3.3V/2.5V I/O
— 864 Registers
— High-Speed Global and Big Fast Megablock (BFM)
Interconnect
— Wide 20-Macrocell Generic Logic Block (GLB) for
High Performance
— Wide Input Gating (44 Inputs per GLB) for Fast
Counters, State Machines, Address Decoders, Etc.
— PCB-Efficient Ball Grid Array (BGA) Package
Options
HIGH-PERFORMANCE E
2
CMOS
TECHNOLOGY
—
f
max
= 125 MHz Maximum Operating Frequency
—
t
pd
= 8.5 ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Programmable Speed/Power Logic Path
Optimization
IN-SYSTEM PROGRAMMABLE
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND
3.3V IN-SYSTEM PROGRAMMABLE
ARCHITECTURE FEATURES
— Enhanced Pin-Locking Architecture, Symmetrical
Generic Logic Blocks Connected by Hierarchical
Big Fast Megablock and Global Routing Planes
— Product Term Sharing Array Supports up to 28
Product Terms per Macrocell Output
— Macrocells Support Concurrent Combinatorial and
Registered Functions
— Embedded Tristate Bus Can Be Used as an Internal
Tristate Bus or as an Extension of an External
Tristate Bus
— Macrocell and I/O Registers Feature Multiple Control
Options, Including Set, Reset and Clock Enable
— I/O Pins Support Programmable Bus Hold, Pull-Up,
Open-Drain and Slew Rate Options
— Separate VCCIO Power Supply to Support 3.3V or
2.5V Input/Output Logic Levels
— I/O Cell Register Programmable as Input Register for
Fast Setup Time or Output Register for Fast Clock to
Output Time
ispDesignEXPERT – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER
— PC and UNIX Platforms
Functional Block Diagram
ispLSI 8000V Family Description
The ispLSI 8000V Family of Register-Intensive, 3.3V
SuperBIG In-System Programmable Logic Devices is
based on Big Fast Megablocks of 120 registered macro-
cells and a Global Routing Plane (GRP) structure
interconnecting the Big Fast Megablocks. Each Big Fast
Megablock contains 120 registered macrocells arranged
in six groups of 20, a group of 20 being referred to as a
Generic Logic Block, or GLB. Within the Big Fast
Megablock, a Big Fast Megablock Routing Pool (BRP)
interconnects the six GLBs to each other and to 24 Big
Fast Megablock I/O cells with optional I/O registers. The
Global Routing Plane which interconnects the Big Fast
Megablocks has additional global I/Os with optional I/O
registers. The 192-I/O version contains 72 Big Fast
Megablock I/O and 120 global I/O, while the 264-I/O
Global Routing Plane
12
I/O
12
I/O
Big Fast Megablock 0
12
I/O
12
I/O
Big Fast Megablock 1
12
I/O
12
I/O
Big Fast Megablock 3
12
I/O
12
I/O
Big Fast Megablock 4
12
I/O
12
I/O
Big Fast Megablock 2
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
12
I/O
Boundary
Scan
8600v block
July 2000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8600 | Chokes Data Communication Circuits |
| 8603 | Chokes Data Communication Circuits |
| 8604 | Chokes Data Communication Circuits |
| 8613 | Chokes Data Communication Circuits |
| 8614 | Chokes Data Communication Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8601 | 功能描述:安裝硬件 NYLON HOLE PLUGS RoHS:否 制造商:Harwin 類型:SMT Cable Clip 材料:Phosphor Bronze 安裝孔大小: 長(zhǎng)度:5 mm 外徑: 內(nèi)徑: 厚度: 電鍍:Tin 螺紋大小: |
| 8601 10 | 功能描述:交流電源線 COIL CRD 1-6’ 2 COND RoHS:否 制造商:Schaffner 地區(qū):North American 插頭:NEMA 5-15P 插座:C13 Locking 功率額定值:2500 W 電流額定值:10 A 線規(guī) - 美國(guó)線規(guī)（AWG）:18 電壓額定值:250 V 長(zhǎng)度:6 ft 屏蔽: 外殼顏色:Black |
| 8601.2 | 功能描述:熔絲座 FDI FUSEHOLDER 5X20 RoHS:否 制造商:Littelfuse 產(chǎn)品: 電流額定值:30 A 電壓額定值:1000 VDC 極數(shù):1 系列: 安裝風(fēng)格:DIN Rail 端接類型: 軸類型: 工作溫度范圍: |
| 8601.2000 | 功能描述:FDI FUSEHOLDER 5X20 RoHS:是 類別:過電壓，電流，溫度裝置 >> 保險(xiǎn)絲座 系列:* 標(biāo)準(zhǔn)包裝:50 系列:- 類型:支座 保險(xiǎn)絲規(guī)格:MIDGET 電路數(shù):1 安裝類型:面板安裝 端接類型:焊接，快速連接 - 0.250"（6.3mm） 電壓:600V 額定電流:30A 材質(zhì):鍍錫黃銅 其它名稱:571008P |
| 8601.2001.08 | 功能描述:熔絲座 FDI FUSEHOLDER 5x20 BROWN AWG18 8" RoHS:否 制造商:Littelfuse 產(chǎn)品: 電流額定值:30 A 電壓額定值:1000 VDC 極數(shù):1 系列: 安裝風(fēng)格:DIN Rail 端接類型: 軸類型: 工作溫度范圍: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。