- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364508 > 8305AGIL LOW SKEW, 1-TO-4, MULTIPLEXED DIFFERENTIAL/LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER PDF資料下載
參數(shù)資料
| 型號： | 8305AGIL |
| 英文描述： | LOW SKEW, 1-TO-4, MULTIPLEXED DIFFERENTIAL/LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER |
| 中文描述： | 低偏移，1至4，復(fù)用差分/的LVCMOS到的LVCMOS / LVTTL扇出緩沖器 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大?。?/td> | 210K |
| 代理商： | 8305AGIL |
Integrated
Circuit
Systems, Inc.
8305AGI
www.icst.com/products/hiperclocks.html
REV. B MAY 19, 2005
1
ICS8305I
L
OW
S
KEW
, 1-
TO
-4, M
ULTIPLEXED
D
IFFERENTIAL
/
LVCMOS-
TO
-LVCMOS/LVTTL F
ANOUT
B
UFFER
G
ENERAL
D
ESCRIPTION
The ICS8305I is a low skew, 1-to-4, Differential/
LVCMOS-to-LVCMOS/LVTTL Fanout Buffer and a
member of the HiPerClockS family of High
Performance Clock Solutions from ICS. The
ICS8305I has selectable clock inputs that accept
either differential or single ended input levels. The clock enable is
internally synchronized to eliminate runt pulses on the outputs
during asynchronous assertion/deassertion of the clock enable
pin. Outputs are forced LOW when the clock is disabled. A sepa-
rate output enable pin controls whether the outputs are in the
active or high impedance state.
Guaranteed output and part-to-part skew characteristics make
the ICS8305I ideal for those applications demanding well de-
fined performance and repeatability.
HiPerClockS
ICS
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
GND
OE
V
DD
CLK_EN
CLK
nCLK
CLK_SEL
LVCMOS_CLK
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Q0
V
DDO
Q1
GND
Q2
V
DDO
Q3
GND
ICS8305I
16-Lead TSSOP
4.4mm x 3.0mm x 0.92mm package body
G Package
Top View
F
EATURES
4 LVCMOS/LVTTL outputs
Selectable differential or LVCMOS/LVTTL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types:
LVCMOS, LVTTL
Maximum output frequency: 350MHz
Output skew: 40ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature
Lead-Free package fully RoHS compliant
LVCMOS_CLK
CLK
nCLK
CLK_SEL
Q0
Q1
Q2
Q3
0
1
CLK_EN
OE
D
Q
LE
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8310030 | HOUSING CHASSIS 25 POLE MALE |
| 831-0050 | DUST CAP 25POLE MALE |
| 833-0010 | HOUSING CHASSIS 54POLE F/MALE |
| 833-0020 | HOUSING FREE 54POLE F/MALE |
| 833-0030 | HOUSING CHASSIS 54POLE MALE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8305AGILF | 功能描述:時鐘驅(qū)動器及分配 1:4 Multiplex Diff/L VCMOS to LVCMOS/LVTT RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 8305AGILFT | 功能描述:時鐘驅(qū)動器及分配 1:4 Multiplex Diff/L VCMOS to LVCMOS/LVTT RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 8305AGIT | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN LVCMOS/LVTTL 16-Pin TSSOP T/R |
| 8305AGLF | 功能描述:時鐘驅(qū)動器及分配 1:4 Multiplex Diff/L VCMOS to LVCMOS/LVTT RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 8305AGLFT | 功能描述:時鐘驅(qū)動器及分配 1:4 Multiplex Diff/L VCMOS to LVCMOS/LVTT RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。