- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄378217 > 82845GV (INTEL CORP) Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) PDF資料下載
參數(shù)資料
| 型號(hào)： | 82845GV |
| 廠商： | INTEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA760 |
| 封裝： | 37.50 X 37.50 MM, 1 MM PITCH, FLIP CHIP, BGA-760 |
| 文件頁(yè)數(shù)： | 17/193頁(yè) |
| 文件大小： | 2990K |
| 代理商： | 82845GV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)
Intel
82845G/82845GL/82845GV GMCH Datasheet
17
Introduction
1.4
Intel
82845G GMCH Overview
The GMCH provides the processor interface, SDRAM interface, AGP interface, hub interface, and
integrated graphics with several display interfaces.
1.4.1
Host Interface
The GMCH supports a single mPGA 478 processor with PSB frequencies of 400 MHz (100 MHz
HCLK) / 533 MHz (133 MHz HCLK) and it also supports Hyper-Threading Technology. The
GMCH uses a scalable PSB VTT between 1.15 V and 1.75 V and on-die termination.
The GMCH supports 32-bit host addressing (decoding up to 4 GB of the processor’s memory
address space). Host-initiated I/O cycles are decoded to the AGP/PCI_B, hub interface or GMCH
configuration space. Host-initiated memory cycles are decoded to AGP/PCI_B, the hub interface,
or system memory. All memory accesses from the host interface that hit the graphics aperture are
translated using an AGP address translation table. AGP/PCI_B device accesses to non-cacheable
system memory are not snooped on the host bus. Memory accesses initiated from AGP/PCI_B
using PCI semantics and from the hub interface to system memory are snooped on the host bus.
1.4.2
System Memory Interface
The GMCH supports either a single channel of SDR (Single Data Rate) SDRAM or DDR (Double
Data Rate) SDRAM. The channel can be either DDR 200/266 SDRAM memory or SDR PC133
SDRAM memory, with a 64-bit wide interface. Two DIMMs are supported in each configuration.
The system memory signals for DDR are multiplexed with signals for SDR. When DDR mode is
selected, the memory buffers support the SSTL_2 signal interface. When SDR mode is selected,
the memory buffers support the LVTTL signal interface. The memory controller interface is fully
configurable through a set of control registers.
The memory interface supports 64-Mb, 128-Mb, 256-Mb, and 512-Mb (megabit) SDRAM
technologies. Using 512-Mb SDRAM technology, up to 2 GB of DDR or SDR memory is
supported. The memory interface supports variable page sizes of 2 KB, 4 KB, 8 KB, and 16 KB.
Page size is individually selected by row, and up to 16 simultaneously open pages (four per row)
can be supported. Both DDR and SDR configurations support data masking, but do not support
ECC. The GMCH supports industry standard DIMMs. Only DIMM configurations defined in the
JEDEC DDR Specifications are supported for DDR. The DDR configuration supports non-
inverting selective command-per-clock (selective CPC) accesses.
1.4.3
Hub Interface
The hub interface connects the GMCH to the ICH4. Most communication between the GMCH and
the ICH4 occurs over this interface. The hub interface runs at 66 MHz/266 MB/s and is powered
with 1.5 V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845Gx | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845MP | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845Mx | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845GX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845MP | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。