- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364487 > 80C52-20 CMOS 0 to 44 MHz Single Chip 8?bit Microntroller PDF資料下載
參數(shù)資料
| 型號(hào)： | 80C52-20 |
| 英文描述： | CMOS 0 to 44 MHz Single Chip 8?bit Microntroller |
| 中文描述： | 0至44歲的CMOS單芯片8兆赫？位Microntroller |
| 文件頁數(shù)： | 1/54頁 |
| 文件大?。?/td> | 626K |
| 代理商： | 80C52-20 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Rev. B - Jan. 25, 1999
1
Preliminary
TS80C52X2
8-bit CMOS Microcontroller 0-60 MHz
1. Description
TEMIC TS80C52X2 is high performance CMOS ROM,
OTP, EPROM and ROMless versions of the 80C51
CMOS single chip 8-bit microcontroller.
The TS80C52X2 retains all features of the TEMIC
80C51
with
extended
ROM/EPROM
Kbytes), 256 bytes of internal RAM, a 6-source , 4-level
interrupt system, an on-chip oscilator and three timer/
counters.
capacity
(8
In addition, the TS80C52X2 has a dual data pointer, a
more
versatile
serial
multiprocessor communication (EUART) and a X2 speed
improvement mechanism.
channel
that
facilitates
The fully static design of the TS80C52X2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The TS80C52X2 has 2 software-selectable modes of
reduced
activity
for
further
consumption. In the idle mode the CPU is frozen while
the timers, the serial port and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
reduction
in
power
2. Features
G
80C52 Compatible
8051 pin and instruction compatible
Four 8-bit I/O ports
Three 16-bit timer/counters
256 bytes scratchpad RAM
G
High-Speed Architecture
40 MHz @ 5V, 30MHz @ 3V
X2 Speed Improvement capability (6 clocks/
machine cycle)
30 MHz @ 5V, 20 MHz @ 3V (Equivalent to
60 MHz @ 5V, 40 MHz @ 3V)
G
Dual Data Pointer
G
On-chip ROM/EPROM (8K-bytes)
G
Programmable Clock Out and Up/Down Timer/
Counter 2
G
Asynchronous port reset
G
Interrupt Structure with
6 Interrupt sources,
4 level priority interrupt system
G
Full duplex Enhanced UART
Framing error detection
Automatic address recognition
G
Low EMI (inhibit ALE)
G
Power Control modes
Idle mode
Power-down mode
Power-off Flag
G
Once mode (On-chip Emulation)
G
Power supply: 4.5-5V, 2.7-5.5V
G
Temperature ranges: Commercial (0 to 70
o
C) and
Industrial (-40 to 85
o
C)
G
Packages: PDIL40, PLCC44, VQFP44 1.4, PQFP F1
(13.9
footprint),
CQPJ44
(window)
(window),
CDIL40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 80C52-25 | CMOS 0 to 44 MHz Single Chip 8?bit Microntroller |
| 80C52-30 | CMOS 0 to 44 MHz Single Chip 8?bit Microntroller |
| 80C52-36 | CMOS 0 to 44 MHz Single Chip 8?bit Microntroller |
| 80C52-L16 | CMOS 0 to 44 MHz Single Chip 8?bit Microntroller |
| 80C52T-12D | CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80C52-20D | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller |
| 80C52-20R | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller |
| 80C52-25 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single Chip 8?bit Microntroller |
| 80C52-25D | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller |
| 80C52-25R | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。