
14
ADVANCE INFORMATION
8x930Ax UNIVERSAL SERIAL BUS (USB) MICROCONTROLLER
I
TL
Logical 1-to-0
Transition Current
(Port 1, 2,3)
-650
μA
V
IN
= 2.0 V
R
RST
RST Pulldown
Resistor
40
225
K
C
IO
10
pF
F
OSC
= 12 MHz
T
A
= 25°C
I
PD
Powerdown Current
— Normal powerdown
— USB suspend
25
145
50
175
μA
I
DL
(5)
Idle Mode I
CC
40
mA
PLLSEL = 110
3MHz – FS
(in low clock mode)
100
PLLSEL = 110
12MHz – FS
(not in low clock
mode)
30
PLLSEL = 001
3MHz – LS
55
PLLSEL = 100
6 MHz – LS
Table 9. DC Characteristics at Operating Conditions (Continued)
Symbol
Parameter
Min
Typical (1)
Max
Units
Test Conditions
NOTE:
1.
2.
Typical values are obtained using V
= 5.0V, T
A
= 25°C and are not guaranteed.
Under steady state (non-transient) conditions, I
OL
must be externally limited as follows:
Maximum I
OH
per port pin:10 mA
Maximum I
per 8-bit port:
Port 0: 26 mA
Ports 1-3: 15 mA
Maximum Total I
for all output pins: 71 mA
If I
exceeds the test conditions, V
may exceed the related specification. Pins are not guaranteed
to sink current greater than the listed test conditions.
Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level
outputs of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the
Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading
exceeds 100pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify
ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
Capacitive loading on Ports 0 and 2 cause the V
OH
on ALE and PSEN to drop below the V
CC
specifica-
tion when the address lines are stabilizing.
The abbreviations “LS” and “FS” indicate “Low Speed” and “Full Speed,” respectively.
3.
4.
5.