![](http://datasheet.mmic.net.cn/230000/7P064ATA1003C25_datasheet_15569075/7P064ATA1003C25_8.png)
June 2000 Rev. 5 - ECO #12901
8
PCMCIA Flash Memory Card
ATA10 Series
PC Card Products
Symbol
A0 – A10
Type
Name and Function
INPUT
ADDRESS INPUTS:
A0 through A10 Signal A0 is not used in word
access mode. A10 is the most significant bit. In True IDE Mode only
HA[2..0] are used for selecting the eight registers in the Task File, the
remaining address lines should be grounded.
DATA INPUT/OUTPUT:
D0 THROUGH D15 constitute the bi-
directional databus. D0 - D7 constitute the lower (even) byte and D8 -
D15 the upper (odd) byte. D15 is the MSB.
CARD ENABLE 1 AND 2:
active low signals; CE1# enables even
byte accesses, CE2# enables odd byte accesses. In True IDE Mode
CE2# is used to select the Alternate Status Register and the Device
control Register while CE1# is the cheap select for the other task file
registers.
OUTPUT ENABLE, ATA Select:
Active low signal enabling read
data from Attribute and Common memory area. To enable True IDE
Mode this input should be grounded by the host.
WRIT E ENABLE:
Active low signal gating write data to the memory
card. In true IDE Mode this input signal is not used and should be
connected to Vcc.
Ready/Busy, Interrupt Request:
In I/O mode this signal is is
IREQ # pin. The signal of low level indicates that the card is requesting
software service to host, and high level indicate that the card is not
requesting. In memory mode, the signal is set high when the ATA card
is ready to accept new data transfer operation and held low when card
is busy.
At power up and at Reset, the RDY /BSY is low until (busy) until the
card has completed its power up or reset function.
Host should provide a pull up resistor
CARD DET ECT 1 and 2:
Provide card insertion detection. These
signals are connected to ground internally on the memory card. The
host socket interface circuitry shall supply 10K-ohm or larger pull-up
resistors on these signal pins.
Write Protect, 16 bit I/O port:
In memory mode, WP is held low:
always writable). In I/O mode , IOIS16# is asserted low when Task
File Registers are accessed in 16 bit mode. In True IDE mOde this
signal is asserted low when this device is expecting a word data transfer
cycle.
PROGRAM/ERASE POWER SUPPLY:
No Connection for ATA
card.
CARD POWER SUPPLY:
5.0V for all internal circuitry.
GROUND:
for all internal circuitry.
ATTRIBUT E MEMORY SEL ECT:
Used to enable access to
Attribute space. Should be in high level during common memory area
access. In True IDE Mode input signal is not used and should be
connected to Vcc.
Reset, Reset#:
Active signal will clear all registers on the card (power
on default). In True IDE Mode Reset# is the active low hardware reset
from the host.
D0 - D15
INPUT/OUT
PUT
CE1#, CE2#
INPUT
OE#,
ASTEL #
INPUT
WE#
INPUT
RDY /BSY #
IREQ #
INTRQ
OUTPUT
CD1#, CD2#
OUTPUT
WP
IOIS16#
OUTPUT
VPP1, VPP2
N.C.
VCC
GND
REG #
INPUT
Reset
Reset#
INPUT
Card Signal Description