- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369363 > 7C256-35 (Alliance Semiconductor Corporation) High Performance 32Kx8 CMOS SRAM PDF資料下載
參數(shù)資料
| 型號： | 7C256-35 |
| 廠商： | Alliance Semiconductor Corporation |
| 英文描述： | High Performance 32Kx8 CMOS SRAM |
| 中文描述： | 高性能32Kx8 CMOS SRAM的 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 125K |
| 代理商： | 7C256-35 |
AS7C256
AS7C256L
2
The AS7C256 is a high performance CMOS 262,144-bit
Static Random Access Memory (SRAM) organized as
32,768 words
×
8 bits. It is designed for memory applica-
tions where fast data access, low power, and simple interfac-
ing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of
10/12/15/20/25/35 ns with output enable access times (t
OE
)
of 3/3/4/5/6/8 ns are ideal for high performance applica-
tions. A chip enable (CE) input permits easy memory
expansion with multiple-bank memory organizations.
When CE is HIGH the device enters standby mode. The
standard AS7C256 is guaranteed not to exceed 11 mW
power consumption in standby mode; the L version is guar-
anteed not to exceed 2.75 mW, and typically requires only
500
μ
W. The L version also offers 2.0V data retention, with
maximum power consumption in this mode of 300
μ
W.
A write cycle is accomplished by asserting chip enable (CE)
and write enable (WE) LOW. Data on the input pins
I/O0-I/O7 is written on the rising edge of WE (write cycle 1)
or CE (write cycle 2). To avoid bus contention, external
devices should drive I/O pins only after outputs have been
disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting chip enable (CE)
and output enable (OE) LOW, with write enable (WE)
HIGH. The chip drives I/O pins with the data word refer-
enced by the input address. When chip enable or output
enable is HIGH, or write enable is LOW, output drivers stay
in high-impedance mode.
All chip inputs and outputs are TTL-compatible, and opera-
tion is from a single 5V supply. The AS7C256 is packaged
in all high volume industry standard packages.
FUNCTIONAL DESCRIPTION
.
Parameter
Symbol
Min
Max
Unit
Voltage on Any Pin Relative to GND
V
t
P
D
T
stg
T
bias
I
out
–0.5
+7.0
V
Power Dissipation
–
1.0
W
o
C
o
C
Storage Temperature (Plastic)
–55
+150
Temperature Under Bias
–10
+85
DC Output Current
–
20
mA
NOTE:
Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
CE
WE
OE
Data
Mode
H
X
X
High Z
Standby (I
SB
, I
SB1
)
Output Disable
L
H
H
High Z
L
H
L
D
out
D
in
Read
L
L
X
Write
Key:
X = Don’t Care, L = LOW, H = HIGH
ABSOLUTE MAXIMUM RATINGS
TRUTH TABLE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7E-1C-38.0 | TRANS PREBIASED PNP 200MW SOT323 |
| 7E-4PT-6 | E Rated Potential Transformer Fuses |
| 7LB176 | DIFFERENTIAL BUS TRANSCEIVERS |
| 7MBP100TEA060 | Econo IPM series 600V / 100A 7 in one-package |
| 7MBP100TEA060 | Econo IPM series 600V / 100A 7 in one-package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7C-26.0000MCA-T | 功能描述:OSC XO 26.0000MHZ CMOS SMD 制造商:txc corporation 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1,000 |
| 7C-26.0000MDA-T | 功能描述:OSC XO 26.0000MHZ CMOS SMD 制造商:txc corporation 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1,000 |
| 7C-26.000MBA-T | 功能描述:標(biāo)準(zhǔn)時鐘振蕩器 9 26.000MHz 3.3V25ppm(-10 +70C) RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| 7C-26.000MBB-T | 功能描述:標(biāo)準(zhǔn)時鐘振蕩器 9 26.000MHz 3.3V50ppm(-10 +70C) RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| 7C-26.000MBB-T | 制造商:TXC Corporation 功能描述:OSCILLATOR CXO 26MHZ SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。