- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1888 > 78Q8430-100IGT/F (Maxim Integrated Products)IC LAN MEDIA ACCESS CTLR 100LQFP PDF資料下載
參數(shù)資料
| 型號： | 78Q8430-100IGT/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 44/88頁 |
| 文件大小： | 0K |
| 描述： | IC LAN MEDIA ACCESS CTLR 100LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 控制器類型： | 以太網(wǎng)控制器，MAC/PHY |
| 電源電壓： | 3.3V |
| 電流 - 電源： | 230mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
49
6.12 PHY Operations
6.12.1 Automatic MDI/MDIX Cable Crossover Configuration
The transmitter and receiver contain logic and mux to detect and correct for cross over cabling errors.
The implementation is fully compliant with IEEE 802.3 specifications, ensuring interoperation with other
PHYs, which may or may not implement automatic MDI/MDI-X configuration. The automatic MDI/MDI-X
state machine facilitates switching TXN and TXP pins with the RXN and RXP pins, prior to the auto-
negotiation mode of operation. The correct polarization of the crossover circuit is determined by an
algorithm that controls the switching function. Use of an 11-bit Linear Feedback Shift Register (LFSR)
creates a pseudo-random sequence to determine the MDI configuration. Upon making the selection to
either MDI or MDI-X, the 78Q8430 waits for a specified amount of time while evaluating its receive
channel to determine whether the other end of the link is sending link pulses or 10BASE-T or
100BASE-TX data. If link pulses or data are detected, the 78Q8430 remains in that configuration. If link
pulses or data are not detected, it increments it’s LFSR and makes a decision to switch based on the
value of the next bit. The state machine does not move from one state to another while link pulses are
being transmitted.
6.12.2 100Base-TX Transmit
The 78Q8430 PHY contains all of the necessary circuitry to convert the transmit MII signaling from a MAC
to an IEEE-802.3 compliant data-stream driving Cat-5 UTP cabling. The internal PCS interface maps
4-bit nibbles from the MII to 5-bit code groups as defined in Table 24-1 of IEEE-802.3. The 5-bit code
groups are then scrambled and converted to a serial stream before being sent to the MLT-3 pulse
shaping circuitry and line driver. The pulse-shaper uses current modulation to produce the desired output
waveform. Controlled rise/fall time in the MLT-3 signal is achieved using an accurately controlled voltage
ramp generator. The line driver requires an external 1:1 isolation transformer to interface with the line
media. The center-tap of the primary side of the transformer connects to the 3.3 V supply.
6.12.3 100Base-TX Receive
The 78Q8430 PHY receives a 125 MBaud MLT-3 signal through a 1:1 transformer. The signal then goes
through a combination of adaptive offset adjustment (baseline wander correction) and adaptive
equalization. The effect of these circuits is to sense the amount of dispersion and attenuation caused by
the cable and transformer and restore the received pulses to logic levels. The amount of gain and
equalization applied to the pulses varies with the detected attenuation and dispersion and, therefore, with
the length of the cable. The 78Q8430 PHY can compensate for cable loss of up to 10dB at 16 MHz. This
loss is represented as test_chan_5 in Annex A of the ANSI X3.263:1995 specification and corresponds to
approximately 140 m of CAT-5 UTP cabling. The equalized MLT-3 data signal is bi-directionally sliced
and the resulting bit-stream is presented to the CDR where it is re-timed and decoded to NRZ format.
The retimed serial data is converted to parallel, then de-scrambled and aligned into 5 bit code groups.
The receive PCS interface maps these code groups to 4 bit data for the internal MII as outlined in Clause
24 of IEEE-802.3.
6.12.4 10Base-T Transmit
The 78Q8430 PHY takes 4-bit parallel NRZ data via the MII interface and passes it through a parallel to
serial converter. The data is then passed through a Manchester encoder, pre-emphasis pulse-shaper,
media filter and finally to the twisted-pair line driver. The pulse shaper and filter ensures the output
waveforms meet the output voltage template and spectral content requirements detailed in Clause 14 of
IEEE-802.3. Interface to the twisted pair media is through a center-tapped 1:1 transformer. No external
filtering is required. During auto-negotiation and 10BASE-T idle periods, link pulses are transmitted.
The 78Q8430 PHY employs an on board timer to prevent the MAC from capturing a network through
excessively long transmissions. When this timer is exceeded the chip enters the jabber state and
transmission is disabled. The jabber state is exited after the MII goes idle for 500 ms ± 250 ms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A1020B-1CQ84C | IC FPGA 2K GATES 84-CQFP COM |
| A1225A-1PQ100C | IC FPGA 2500 GATES 100-PQFP COM |
| A1440A-1VQG100I | IC FPGA 4K GATES 100-VQFP |
| A3P1000-1FGG484T | IC FPGA 1KB FLASH 1M 484-FBGA |
| A3PE1500-PQG208 | IC FPGA 444I/O 208PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q8430-100IGTR/F | 功能描述:以太網(wǎng) IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 78Q8430-128CGT/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-128CGTR/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-ARM9-EVM | 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| 78Q8430EBST#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。