- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375091 > 74VHC595SJ (FAIRCHILD SEMICONDUCTOR CORP) Hex Schmitt-Trigger Inverters 14-TSSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | 74VHC595SJ |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Hex Schmitt-Trigger Inverters 14-TSSOP -40 to 85 |
| 中文描述： | AHC/VHC SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 |
| 封裝： | 5.30 MM, EIAJ TYPE2, SOP-16 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 83K |
| 代理商： | 74VHC595SJ |
August 1993
Revised April 1999
7
1999 Fairchild Semiconductor Corporation
DS011640.prf
www.fairchildsemi.com
74VHC595
8-Bit Shift Register with Output Latches
General Description
The VHC595 is an advanced high-speed CMOS Shift Reg-
ister fabricated with silicon gate CMOS technology. It
achieves the high-speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low
power dissipation.
This device contains an 8-bit serial-in, parallel-out shift reg-
ister that feeds an 8-bit D-type storage register. The stor-
age register has eight 3-STATE outputs. Separate clocks
are provided for both the shift register and the storage reg-
ister. The shift register has a direct-overriding clear, serial
input, and serial output (standard) pins for cascading. Both
the shift register and storage register use positive-edge
triggered clocks. If both clocks are connected together, the
shift register state will always be one clock pulse ahead of
the storage register.
An input protection circuit insures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery backup. This cir-
cuit prevents device destruction due to mismatched supply
and input voltages.
Features
I
High Speed: t
PD
=
5.4 ns (typ) at V
CC
=
5V
I
Low power dissipation: I
CC
=
4
μ
A (max) at T
A
=
25
°
C
I
High noise immunity: V
NIH
=
V
NIL
=
28% V
CC
(min)
I
Power down protection is provided on all inputs
I
Low noise: V
OLP
=
0.9V (typ)
I
Pin and function compatible with 74HC595
Ordering Code:
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Order Number
74VHC595M
74VHC595SJ
74VHC595MTC
74VHC595N
Package Number
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC595SJX | Triple Differential Driver With Sync-On-Common-Mode; Package: LFCSP (4x4mm w/2.10mm EP); No of Pins: 24; Temperature Range: Industrial |
| 74VHC595NX | 8-Bit Shift Register with Output Latches |
| 74VHCT00AM | Quad 2-Input NAND Gate |
| 74VHCT00A | Quad 2-Input NAND Gate |
| 74VHCT00AMTC | Quad 2-Input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VHC595SJ_Q | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74VHC595SJX | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74VHC74 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual D-Type Flip-Flop with Preset and Clear |
| 74VHC74_04 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR |
| 74VHC74_08 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual D-Type Flip-Flop with Preset and Clear |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。