- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8058 > 74VHC161MX (Fairchild Semiconductor)IC COUNTER BINARY 4BIT 16SOIC PDF資料下載
參數(shù)資料
| 型號： | 74VHC161MX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COUNTER BINARY 4BIT 16SOIC |
| 標準包裝： | 2,500 |
| 系列： | 74VHC |
| 邏輯類型： | 二進制計數(shù)器 |
| 方向： | 上 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 4 |
| 復位： | 異步 |
| 計時： | 同步 |
| 計數(shù)速率： | 125MHz |
| 觸發(fā)器類型： | 正邊沿 |
| 電源電壓： | 2 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
74VHC161
4-Bit
Binar
y
Counter
with
Async
hr
onous
Clear
1993 Fairchild Semiconductor Corporation
www.fairchildsemi.com
74VHC161 Rev. 1.4
2
Logic Symbols
IEEE/IEC
Functional Description
The VHC161 counts in modulo-16 binary sequence.
From state 15 (HHHH) it increments to state 0 (LLLL).
The clock inputs of all flip-flops are driven in parallel
through a clock buffer. Thus all changes of the Q outputs
(except due to Master Reset of the VHC161) occur as a
result of, and synchronous with, the LOW-to-HIGH tran-
sition of the CP input signal. The circuits have four fun-
damental modes of operation, in order of precedence:
asynchronous reset, parallel load, count-up and hold.
Five control inputs—Master Reset, Parallel Enable (PE),
Count Enable Parallel (CEP) and Count Enable Trickle
(CET)—determine the mode of operation, as shown in
the Mode Select Table. A LOW signal on MR overrides
all other inputs and asynchronously forces all outputs
LOW. A LOW signal on PE overrides counting and
allows information on the Parallel Data (Pn) inputs to be
loaded into the flip-flops on the next rising edge of CP.
With PE and MR HIGH, CEP and CET permit counting
when both are HIGH. Conversely, a LOW signal on
either CEP or CET inhibits counting.
The VHC161 uses D-type edge-triggered flip-flops and
changing the PE, CEP and CET inputs when the CP is in
either state does not cause errors, provided that the rec-
ommended setup and hold times, with respect to the ris-
ing edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchro-
nous multistage counters, the TC outputs can be used
with the CEP and CET inputs in two different ways.
Figure 1 shows the connections for simple ripple carry, in
which the clock period must be longer than the CP to TC
delay of the first stage, plus the cumulative CET to TC
delays of the intermediate stages, plus the CET to CP
setup time of the last stage. This total delay plus setup
time sets the upper limit on clock frequency. For faster
clock rates, the carry lookahead connections shown in
Figure 2 are recommended. In this scheme the ripple
delay through the intermediate stages commences with
the same clock that causes the first stage to tick over
from max to min to start its final cycle. Since this final
cycle requires 16 clocks to complete, there is plenty of
time for the ripple to progress through the intermediate
stages. The critical timing that limits the clock period is
the CP to TC delay of the first stage plus the CEP to CP
setup time of the last stage. The TC output is subject to
decoding spikes due to internal race conditions and is
therefore not recommended for use as a clock or asyn-
chronous reset for flip-flops, registers or counters.
Logic Equations:
Count Enable
= CEP CET PE
TC
= Q0 Q1 Q2 Q3 CET
Figure 1. Multistage Counter with Ripple Carry
Figure 2. Multistage Counter with Lookahead Carry
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVTH245WMX | IC TRANSCEIVER 3-ST 8BIT 20SOIC |
| 74LVTH245WM | IC TRANSCEIVER 3-ST 8BIT 20SOIC |
| 74LCXH162244MTX | IC BUFF DVR 16BIT LOW V 48TSSOP |
| 74LCXH16244MTDX | IC BUFF DVR 16BIT LOW V 48TSSOP |
| 74LCX162244MTDX | IC BUFF DVR 16BIT LOW V 48TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VHC161MX | 制造商:Fairchild Semiconductor Corporation 功能描述:IC COUNTERS/MULTIPLIERS/DIVIDERS LOGIC |
| 74VHC161N | 功能描述:計數(shù)器 IC 4-Bit Binary Counter RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74VHC161N_Q | 功能描述:計數(shù)器 IC 4-Bit Binary Counter RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74VHC161SJ | 功能描述:計數(shù)器移位寄存器 4-Bit Binary Counter RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74VHC161SJX | 功能描述:計數(shù)器移位寄存器 4-Bit Binary Counter RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。