參數(shù)資料
型號(hào): 74VCX16373MTD
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
中文描述: ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48
封裝: 6.10 MM, MO-153ED, TSSOP-48
文件頁(yè)數(shù): 1/10頁(yè)
文件大?。?/td> 125K
代理商: 74VCX16373MTD
2005 Fairchild Semiconductor Corporation
DS500065
www.fairchildsemi.com
October 1997
Revised June 2005
7
74VCX16373
Low Voltage 16-Bit Transparent Latch
with 3.6V Tolerant Inputs and Outputs
General Description
The VCX16373 contains sixteen non-inverting latches with
3-STATE outputs and is intended for bus oriented applica-
tions. The device is byte controlled. The flip-flops appear to
be transparent to the data when the Latch Enable (LE) is
HIGH. When LE is LOW, the data that meets the setup time
is latched. Data appears on the bus when the Output
Enable (OE) is LOW. When OE is HIGH, the outputs are in
a high impedance state.
The 74VCX16373 is designed for low voltage (1.2V to
3.6V) V
CC
applications with I/O compatibility up to 3.6V.
The 74VCX16373 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
I
1.2V to 3.6V V
CC
supply operation
I
3.6V tolerant inputs and outputs
I
t
PD
(I
n
to O
n
)
3.0 ns max for 3.0V to 3.6V V
CC
I
Power-off high impedance inputs and outputs
I
Support live insertion and withdrawal (Note 1)
I
Static Drive (I
OH
/I
OL
)
r
24 mA @ 3.0V V
CC
I
Uses patented noise/EMI reduction circuitry
I
Latch-up performance exceeds 300 mA
I
ESD performance:
Human body model
!
2000V
Machine model
!
200V
I
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA) (Preliminary)
Note 1:
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Note 2:
Ordering Code “G” indicates Trays.
Note 3:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Order Number
74VCX16373G
(Note 2)(Note 3)
74VCX16373MTD
(Note 3)
Package Number
BGA54A
(Preliminary)
Package Description
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
相關(guān)PDF資料
PDF描述
74VCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs
74VCX16374MTD Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs
74VCX164245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs
74VCX164245MTD Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs
74VCX16500MTD Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74VCX16373MTD_Q 功能描述:閉鎖 16-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74VCX16373MTDX 功能描述:閉鎖 16-Bit Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74VCX16373T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch
74VCX16373TTR 功能描述:閉鎖 16-Bit "D" Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74VCX16374 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low−Voltage 1.8/2.5/3.3V 16−Bit D−Type Flip−Flop With 3.6 V−Tolerant Inputs and Outputs