- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375082 > 74LVTH16501 (Fairchild Semiconductor Corporation) Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVTH16501 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary |
| 中文描述： | 低電壓18位通用總線收發(fā)器與三態(tài)輸出的初步 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 64K |
| 代理商： | 74LVTH16501 |
2001 Fairchild Semiconductor Corporation
DS500101
www.fairchildsemi.com
March 2001
Revised March 2001
7
74LVTH16501
Low Voltage 18-Bit Universal Bus Transceivers
with Bushold and 3-STATE Outputs
General Description
The LVTH16501 is an 18-bit universal bus transceiver
combining D-type latches and D-type flip-flops to allow
data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable
(OEAB and OEBA), latch-enable (LEAB and LEBA), and
clock (CLKAB and CLKBA) inputs.
The LVTH16501 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
The transceiver is designed for low voltage (3.3V) V
CC
applications, but with the capability to provide a TTL inter-
face to a 5V environment. The LVTH16501 is fabricated
with an advanced BiCMOS technology to achieve high
speed operation similar to 5V ABT while maintaining low
power dissipation.
Features
I
Input and output interface capability to systems at
5V V
CC
I
Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs
I
Live insertion/extraction permitted
I
Power up/down high impedance provides glitch-free bus
loading
I
Outputs source/sink
32 mA/
+
64 mA
I
Functionally compatible with the 74 series 16501
I
ESD Performance:
Human-Body Model
>
2000V
Machine Model
>
200V
Charged-Device Model
>
1000V
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number
74LVTH16501MEA
74LVTH16501MTD
Package Number
MS56A
MTD56
Package Description
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVTH16501MEA | Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary |
| 74LVTH16501MTD | Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary |
| 74LVTH16501MEAX | 8K SPI 1K X 8, 17B PAGE, 2.5V SER EE, -40C to +85C, 8-TSSOP, TUBE |
| 74LVTH16501MTDX | 18-Bit Bus Transceiver |
| 74LVTH16543 | Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVTH16501_ZAB3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74LVTH16501_ZAB3116B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74LVTH16501DGGRE4 | 功能描述:通用總線函數(shù) 3.3V ABT 18-Bit Univ Bus Trncvr W/3St Otp RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH16501DGGRG4 | 功能描述:通用總線函數(shù) 3.3-V ABT 18B Univ Bus Xcvr RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH16501DLRG4 | 功能描述:通用總線函數(shù) 3.3V ABT 18-Bit Univ Bus Trncvr W/3St Otp RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。