參數(shù)資料
型號(hào): 74LVC74AD,118
廠商: NXP Semiconductors
文件頁(yè)數(shù): 18/19頁(yè)
文件大?。?/td> 0K
描述: IC DUAL D-TYPE FLIP-FLOP 14-SOIC
產(chǎn)品培訓(xùn)模塊: Logic Packages
標(biāo)準(zhǔn)包裝: 1
系列: 74LVC
功能: 設(shè)置(預(yù)設(shè))和復(fù)位
類(lèi)型: D 型
輸出類(lèi)型: 差分
元件數(shù): 2
每個(gè)元件的位元數(shù): 1
頻率 - 時(shí)鐘: 250MHz
延遲時(shí)間 - 傳輸: 2.5ns
觸發(fā)器類(lèi)型: 正邊沿
輸出電流高,低: 24mA,24mA
電源電壓: 1.2 V ~ 3.6 V
工作溫度: -40°C ~ 125°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 14-SOIC(0.154",3.90mm 寬)
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面: 839 (CN2011-ZH PDF)
其它名稱(chēng): 568-2305-6
74LVC74A
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 7 — 20 November 2012
8 of 19
NXP Semiconductors
74LVC74A
Dual D-type flip-flop with set and reset; positive-edge trigger
[1]
Typical values are measured at Tamb =25 C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
[2]
tpd is the same as tPLH and tPHL.
[3]
Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
[4]
CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD VCC2 fi N+ (CL VCC2 fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in Volts
N = number of inputs switching
(C
L VCC
2
f
o) = sum of the outputs
tsu
set-up time
nD to nCP; see Figure 7
VCC = 1.65 V to 1.95 V
3.0
-
3.0
-
ns
VCC = 2.3 V to 2.7 V
2.5
-
2.5
-
ns
VCC = 2.7 V
2.2
-
2.2
-
ns
VCC = 3.0 V to 3.6 V
2.0
0.8
-
2.0
-
ns
th
hold time
nD to nCP; see Figure 7
VCC = 1.65 V to 1.95 V
2.0
-
2.0
-
ns
VCC = 2.3 V to 2.7 V
1.5
-
1.5
-
ns
VCC = 2.7 V
1.0
-
1.0
-
ns
VCC = 3.0 V to 3.6 V
+1.0
0.2
-
1.0
-
ns
fmax
maximum
frequency
nCP; see Figure 7
VCC = 1.65 V to 1.95 V
100
-
80
-
MHz
VCC = 2.3 V to 2.7 V
125
-
100
-
MHz
VCC = 2.7 V
150
-
120
-
MHz
VCC = 3.0 V to 3.6 V
150
250
-
120
-
MHz
tsk(o)
output skew time VCC = 3.0 V to 3.6 V
-
1.0
-
1.5
ns
CPD
power
dissipation
capacitance
per flip-flop; VI =GND to VCC
VCC = 1.65 V to 1.95 V
-
12.4
-
pF
VCC = 2.3 V to 2.7 V
-
16.0
-
pF
VCC = 3.0 V to 3.6 V
-
19.1
-
pF
Table 8.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.
Symbol Parameter
Conditions
40 C to +85 C
40 C to +125 C Unit
Min
Typ[1]
Max
Min
Max
相關(guān)PDF資料
PDF描述
SY10EP08VZC TR IC GATE XOR/XNOR 3.3V/5V 8-SOIC
TXR41AB90-0804BI ADPTR TINEL LOCK ANG SHELL 8, 9
TXR54AB00-2407AI ADPTR TINEL LOCK STR SHELL 24
74HCT74D,652 IC FLIP FLOP DUAL D TYPE 14SOIC
SY10EP08VZC IC GATE XOR/XNOR 3.3V/5V 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVC74ADB 功能描述:觸發(fā)器 DUAL D-TYPE POSITIVE EDGE-TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74LVC74ADB,112 功能描述:觸發(fā)器 DUAL D-TYPE POSITIVE RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74LVC74ADB,118 功能描述:觸發(fā)器 DUAL D-TYPE POSITIVE RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74LVC74ADB-T 功能描述:觸發(fā)器 DUAL D-TYPE POSITIVE EDGE-TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74LVC74ADC 制造商:Integrated Device Technology Inc 功能描述:Flip Flop D-Type Pos-Edge 2-Element 14-Pin SOIC