- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360500 > 74LVC16373 (NXP Semiconductors N.V.) 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVC16373 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State |
| 中文描述： | 16位D型透明鎖存器與5伏/輸出三態(tài)耐壓輸入 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大小： | 83K |
| 代理商： | 74LVC16373 |
Philips Semiconductors
Product specification
74LVC16373A/
74LVCH16373A
16-bit D-type transparent latch with 5 Volt tolerant
inputs/outputs (3-State)
2
1998 Mar 17
853-2027 19112
FEATURES
5 volt tolerant inputs/outputs for interfacing with 5V logic
Wide supply voltage range of 1.2V to 3.6V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
MULTIBYTE
TM
flow-through standard pin-out architecture
Low inductance multiple power and ground pins for minimum
noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold (74LVCH167373A only)
High impedance when V
CC
= 0
DESCRIPTION
The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring
separate D-type inputs for each latch and 3-State outputs for bus
oriented applications. One latch enable (LE) input and one output
enable (OE) are provided for each octal. Inputs can be driven from
either 3.3V or 5V devices. In 3-State operation, outputs can handle
5V. These features allow the use of these devices in a mixed
3.3V/5V environment.
The 74LVC(H)16373A consists of 2 sections of eight D-type
transparent latches with 3-State true outputs. When LE is HIGH,
data at the Dn inputs enter the latches. In this condition the latches
are transparent, i.e., a latch output will change each time its
corresponding D-input changes.
When LE is LOW the latches store the information that was present
at the D-inputs a set-up time preceding the HIGH-to-LOW transition
of LE. When OE is LOW, the contents of the eight latches are
available at the outputs. When OE is HIGH, the outputs go to the
high impedance OFF-state. Operation of the OE input does not
affect the state of the latches.
The 74LVCH16373A bus hold data inputs eliminates the need for
external pull up resistors to hold unused inputs.
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
1OE
1Q0
1Q1
GND
1Q2
1Q3
V
CC
1Q5
GND
1Q6
1Q7
2Q0
2Q1
GND
1Q4
2Q2
2Q3
V
CC
2Q4
2Q5
2D5
2D4
V
CC
2D3
2D2
GND
2D1
2D0
1D7
1D6
GND
1D5
1D4
V
CC
1D3
1D2
GND
1D1
1D0
1LE
21
22
23
24
25
26
27
28
GND
2Q6
2Q7
2OE
2LE
2D7
2D6
GND
SW00066
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25
°
C; t
r
= t
f
≤
2.5ns
SYMBOL
Propagation delay
Dn to Qn
LE to Qn
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
C
L
= 50pF
V
CC
= 3.3V
3.0
3.4
ns
C
I
C
PD
Input capacitance
Power dissipation capacitance per latch
5.0
26
pF
pF
V
CC
= 3.3V
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ (C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of outputs.
ORDERING INFORMATION
PACKAGES
48-Pin Plastic SSOP Type III
48-Pin Plastic TSSOP Type II
48-Pin Plastic SSOP Type III
48-Pin Plastic TSSOP Type II
TEMPERATURE RANGE
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
OUTSIDE NORTH AMERICA
74LVC16373A DL
74LVC16373A DGG
74LVCH16373A DL
74LVCH16373A DGG
NORTH AMERICA
VC16373A DL
VC16373A DGG
VCH16373A DL
VCH16373A DGG
DWG NUMBER
SOT370-1
SOT362-1
SOT370-1
SOT362-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVCH16374A | 14-Bit Asynchronous Binary Counters 16-SOIC -40 to 85 |
| 74LVC16374A | Quadruple 2-Line To 1-Line Data Selectors/Multiplexers With 3-State Outputs 16-SOIC -40 to 85 |
| 74LVCH16541A | 14-Bit Asynchronous Binary Counters 16-SOIC -40 to 85 |
| 74LVCH244A | 14-Bit Asynchronous Binary Counters 16-TSSOP -40 to 85 |
| 74LVC244 | Octal buffer/line driver with 5-volt tolerant inputs/outputs 3-Statetitle |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC16373A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state |
| 74LVC16373ADG | 功能描述:閉鎖 3.3V 16-BIT D TRANS LATCH 3-S RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVC16373ADGG | 制造商:NXP Semiconductors 功能描述:16b D-type transp latch, 74LVC16373ADGG |
| 74LVC16373ADGG,112 | 功能描述:閉鎖 IC 16BIT D TRANSP LATCH RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVC16373ADGG,118 | 功能描述:閉鎖 IC TRANS D-TYP LATCH 3ST RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。