參數(shù)資料
型號(hào): 74LVC161PW,118
廠商: NXP Semiconductors
文件頁(yè)數(shù): 1/22頁(yè)
文件大?。?/td> 0K
描述: IC SYNC 4BIT BIN COUNTER 16TSSOP
產(chǎn)品培訓(xùn)模塊: Logic Packages
標(biāo)準(zhǔn)包裝: 1
系列: 74LVC
邏輯類(lèi)型: 二進(jìn)制計(jì)數(shù)器
方向:
元件數(shù): 1
每個(gè)元件的位元數(shù): 4
復(fù)位: 異步
計(jì)時(shí): 同步
計(jì)數(shù)速率: 150MHz
觸發(fā)器類(lèi)型: 正邊沿
電源電壓: 1.2 V ~ 3.6 V
工作溫度: -40°C ~ 125°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 標(biāo)準(zhǔn)包裝
其它名稱(chēng): 568-7667-6
1.
General description
The 74LVC161 is a synchronous presettable binary counter which features an internal
look-ahead carry and can be used for high-speed counting. Synchronous operation is
provided by having all flip-flops clocked simultaneously on the positive-going edge of the
clock (pin CP). The outputs (pins Q0 to Q3) of the counters may be preset to a HIGH-level
or LOW-level. A LOW-level at the parallel enable input (pin PE) disables the counting
action and causes the data at the data inputs (pins D0 to D3) to be loaded into the counter
on the positive-going edge of the clock (provided that the set-up and hold time
requirements for PE are met). Preset takes place regardless of the levels at count enable
inputs (pins CEP and CET). A LOW-level at the master reset input (pin MR) sets all four
outputs of the flip-flops (pins Q0 to Q3) to LOW-level regardless of the levels at input pins
CP, PE, CET and CEP (thus providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs
(pin CEP and CET) must be HIGH to count. The CET input is fed forward to enable the
terminal count output (pin TC). The TC output thus enabled will produce a HIGH output
pulse of a duration approximately equal to a HIGH-level output of Q0. This pulse can be
used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters is determined by tPHL
(propagation delay CP to TC) and tsu (set-up time CEP to CP) according to the formula:
It is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to
most advanced CMOS compatible TTL families.
2.
Features and benefits
5 V tolerant inputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Asynchronous reset
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive edge-triggered clock
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
74LVC161
Presettable synchronous 4-bit binary counter; asynchronous
reset
Rev. 6 — 30 September 2013
Product data sheet
f
max
1
t
PHL max
t
su
+
-----------------------------------
=
相關(guān)PDF資料
PDF描述
NLU1G86CMX1TCG IC GATE EXCL OR SGL 2INPUT 6LLGA
NLU1G32CMX1TCG IC GATE OR SGL 2INPUT 6-ULLGA
NLU1G14CMX1TCG IC INVERTER SCHM TRIG SGL 6ULLGA
NLU1G08CMX1TCG IC GATE AND SGL 2INPUT 6-ULLGA
NLU1G04CMX1TCG IC INVERTER ADV HS SGL 6-ULLGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVC161PWDH 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Presettable synchronous 4-bit binary counter; asynchronous reset
74LVC161PW-T 功能描述:計(jì)數(shù)器 IC 3.3V SYNC 4-BIT BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類(lèi)型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74LVC162244 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver; with 30ohm series termination resistors, 5V input/output tolerant 3-State
74LVC162244A 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver; with 30ohm series termination resistors, 5V input/output tolerant 3-State
74LVC162244ADG 功能描述:緩沖器和線路驅(qū)動(dòng)器 3.3V 16-BIT DRVR 3-S W/30OHM RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel