- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360497 > 74LVC08APWDH (NXP SEMICONDUCTORS) Quad 2-input AND gate PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVC08APWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | Quad 2-input AND gate |
| 中文描述： | LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, PDSO14 |
| 文件頁(yè)數(shù)： | 2/8頁(yè) |
| 文件大小： | 85K |
| 代理商： | 74LVC08APWDH |
Philips Semiconductors
Product specification
74LVC08A
Quad 2-input AND gate
2
1997 Jun 30
853-1996 18167
FEATURES
Wide supply voltage range of 1.2 V to 3.6 V
In accordance with JEDEC standard no. 8-1A
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
DESCRIPTION
The 74LVC08A is a high-performance, low-power, low-voltage,
Si-gate CMOS device and superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. This feature
allows the use of these devices as translators in a mixed 3.3 V/5 V
environment.
The 74LVC08A provides the 2-input AND function.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
SYMBOL
2.5 ns
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
nA, nB to nY
C
L
= 50 pF;
V
CC
= 3.3 V
2.6
ns
C
I
C
PD
Input capacitance
5.0
pF
Power dissipation capacitance per gate
Notes 1 and 2
28
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation
(P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
14-Pin Plastic SO
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
74LVC08A D
74LVC08A D
SOT108-1
14-Pin Plastic SSOP Type II
74LVC08A DB
74LVC08A DB
SOT337-1
14-Pin Plastic TSSOP Type I
74LVC08A PW
74LVC08APW DH
SOT402-1
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
GND
V
CC
3B
3A
3Y
4Y
4B
4A
1A
1B
2Y
1Y
2A
2B
SY00034
PIN DESCRIPTION
PIN NUMBER
SYMBOL
NAME AND FUNCTION
1, 4, 9, 12
1A – 4A
Data inputs
2, 5, 10, 13
1B – 4B
3, 6, 8, 11
1Y – 4Y
Data outputs
7
GND
Ground (0 V)
14
V
CC
Positive supply voltage
LOGIC SYMBOL
SV00435
1A
1B
2A
2B
3A
3B
1Y
4A
4B
2Y
3Y
4Y
3
6
8
11
1
2
4
5
9
10
12
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC109 | Dual JK flip-flop with set and reset; positive-edge trigger |
| 74LVC109PWDH | Dual JK flip-flop with set and reset; positive-edge trigger |
| 74LVC10A | Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85 |
| 74LVC10APWDH | Triple 3-input NAND gate |
| 74LVC10 | Triple 3-input NAND gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC08APW-Q100 | 功能描述:邏輯門(mén) 2-IN AND Gate 3.6V RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LVC08APW-Q100,11 | 功能描述:邏輯門(mén) RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LVC08APW-Q100,118 | 制造商:NXP Semiconductors 功能描述: |
| 74LVC08APWR | 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-AND GATE |
| 74LVC08APW-T | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Quad 2-input AND Gate |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。