- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360485 > 74LV174PWDH (NXP SEMICONDUCTORS) Hex D-type flip-flop with reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LV174PWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Hex D-type flip-flop with reset; positive-edge trigger |
| 中文描述： | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| 封裝： | PLASTIC, SOT403-1, TSSOP-16 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大小： | 121K |
| 代理商： | 74LV174PWDH |
Philips Semiconductors
Product specification
74LV174
Hex D-type flip-flop with reset; positive edge-trigger
1998 May 20
7
AC CHARACTERISTICS (Continued)
GND = 0V; t
r
= t
f
= 2.5ns; C
L
= 50pF; R
L
= 1K
SYMBOL
PARAMETER
WAVEFORM
CONDITION
LIMITS
–40 to +85
°
C
TYP
1
–10
–4
–2
–2
2
–1
3
40
58
70
2
100
3
LIMITS
–40 to +125
°
C
MIN
–
5
5
5
5
12
16
20
30
UNIT
V
CC
(V)
1.2
2.0
2.7
3.0 to 3.6
4.5 to 5.5
2.0
2.7
3.0 to 3.6
4.5 to 5.5
MIN
–
5
5
5
5
14
19
24
36
MAX
–
–
–
–
MAX
–
–
–
–
Hold time
D
n
to CP
t
h
Figure 3
ns
–
–
–
–
–
–
f
max
Maximum clock
pulse frequency
Figure 1
MHz
NOTES:
1. Unless otherwise stated, all typical values are at T
amb
= 25
°
C.
2. Typical value measured at V
CC
= 3.3V.
3. Typical value measured at V
CC
= 5.0V.
AC WAVEFORMS
V
M
= 1.5V at V
CC
V
M
= 0.5V * V
CC
at V
CC
V
and V
OH
are the typical output voltage drop that occur with the
output load.
2.7V
3.6V
2.7V and
4.5V
t
PLH
t
PHL
1/f
max
V
OH
Q
n
OUTPUT
V
I
CP INPUT
GND
V
OL
V
M
V
M
t
w
SV00351
Figure 1. The clock (CP) to output (Q
n
) propagation delays, the
clock pulse width, and the maximum clock pulse frequency.
Vi
V
OL
V
M
t
w
t
rem
t
PHL
V
M
Q
n
OUTPUT
CP INPUT
GND
V
OH
MR INPUT
Vi
GND
SV00352
V
M
Figure 2. The master reset (MR) pulse width, the master reset
to output (Q
n
) propagation delay and the master reset to clock
removal time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LV175 | Quad D-type flip-flop with reset;positive-edge trigger(上升沿觸發(fā),帶復(fù)位的四D觸發(fā)器) |
| 74LV20PW | Dual 4-input NAND gate |
| 74LV20PWDH | Sensors |
| 74LV20DB | Dual 4-input NAND gate |
| 74LV20 | Dual 4-input NAND gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LV174PW-T | 功能描述:觸發(fā)器 HEX D-TYPE MASTER RESET RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74LV175 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR |
| 74LV175D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop |
| 74LV175DB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop |
| 74LV175DB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。