- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360485 > 74LV165A (NXP Semiconductors N.V.) 8-bit parallel-in/serial-out shift register PDF資料下載
參數(shù)資料
| 型號： | 74LV165A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit parallel-in/serial-out shift register |
| 中文描述： | 8位parallel-in/serial-out移位寄存器 |
| 文件頁數(shù)： | 2/18頁 |
| 文件大小： | 102K |
| 代理商： | 74LV165A |
2003 Jul 23
2
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
FEATURES
Wide supply voltage range from 2.0 to 5.5 V
Complies with JEDEC standard:
JESD8-5 (2.3 to 2.7 V)
JESD8B/JESD36 (2.7 to 3.6 V)
JESD8-1A (4.5 to 5.5 V).
5.5 V tolerant inputs/outputs
CMOS LOW power consumption
Direct interface with TTL levels (2.7 to 3.6 V)
Power-down mode
Asynchronous 8-bit parallel load
Synchronous serial input
Latch-up performance exceeds 250 mA
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
DESCRIPTION
The 74LV165A is a high-performance, low-power,
low-voltage, Is-gate CMOS device and superior to most
advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit
tolerant for slower input rise and fall times.
This device is fully specified for partial-power-down
applications using I
off
. The I
off
circuitry disables the output,
preventing the damaging current back flow through the
device when it is powered down.
The 74LV165A is an 8-bit parallel-load or serial-in shift
register with complementary serial outputs (Q7 and Q7)
available from the last stage. When the parallel-load input
(PL) is LOW, parallel data from the inputs D0 to D7 are
loaded into the register asynchronously. When input PL is
HIGH, data enters the register serially at the input DS and
shifts one place to the right (Q0
→
Q1
→
Q2, etc.) with each
positive-going clock transition. This feature allows
parallel-to-serial converter expansion by tying the output
Q7 to the input DS of the succeeding stage.
The clock input is a gate-OR structure which allows one
input to be used as an active LOW clock enable input (CE)
input. The pin assignment for the inputs CP and CE is
arbitrary and can be reversed for layout convenience. The
LOW-to-HIGH transition of the input CE should only take
place while CP HIGH for predictable operation.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
×
N +
Σ
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts;
N = total load switching outputs;
Σ
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
The condition is V
i
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
propagation delay
CE, CP to Q7, Q7
PL to Q7, Q7
D7 to Q7, Q7
maximum clock frequency
input capacitance
power dissipation capacitance per buffer
V
CC
= 3.3 V; C
L
= 15 pF
7.5
8.0
8.5
115
3.0
24
ns
ns
ns
MHz
pF
pF
f
max
C
I
C
PD
V
CC
= 3.3 V; C
L
= 15 pF
V
CC
= 3.3 V; notes 1 and 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LV165PWDH | 8-bit parallel-in/serial-out shift register |
| 74LV165 | 8-bit parallel-in/serial-out shift register(8位并入串出移位寄存器) |
| 74LV174 | Hex D-type flip-flop with reset;positive-edge trigger(上升沿觸發(fā),帶復位的六D觸發(fā)器) |
| 74LV174PWDH | Hex D-type flip-flop with reset; positive-edge trigger |
| 74LV175 | Quad D-type flip-flop with reset;positive-edge trigger(上升沿觸發(fā),帶復位的四D觸發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LV165AD | 功能描述:計數(shù)器移位寄存器 8-BIT PAR IN/SER OUT SHIFT REG RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74LV165AD,112 | 功能描述:計數(shù)器移位寄存器 8-BIT PAR IN/SER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74LV165AD,118 | 功能描述:計數(shù)器移位寄存器 8-BIT PAR IN/SER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74LV165AD-Q100J | 制造商:NXP Semiconductors 功能描述:2500 制造商:NXP Semiconductors 功能描述:74LV165AD-Q100/SO16/REEL13// - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC SHIFT REGISTER 8BIT 16SOIC 制造商:NXP Semiconductors 功能描述:Counter Shift Registers 8bit serial-in parallel-out |
| 74LV165AD-T | 功能描述:計數(shù)器移位寄存器 8-BIT PAR IN/SER OUT SHIFT REG RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。