- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360485 > 74LV139PWDH (NXP SEMICONDUCTORS) Dual 2-to-4 line decoder/demultiplexer PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LV139PWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual 2-to-4 line decoder/demultiplexer |
| 中文描述： | LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 111K |
| 代理商： | 74LV139PWDH |
Philips Semiconductors
Product specification
74LV139
Dual 2-to-4 line decoder/demultiplexer
2
1998 Apr 28
853–1922 19290
FEATURES
Wide operating voltage: 1.0 to 5.5 V
Optimized for low voltage applications: 1.0 to 3.6 V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Typical V
OLP
CC
= 3.3 V,
T
amb
= 25
°
C
Typical V
OHV
(output V
OH
undershoot) > 2 V at V
CC
= 3.3 V,
T
amb
= 25
°
C
Demultiplexing capability
Two independent 2-to-4 decoders
Multifunction capability
Active LOW mutually exclusive outputs
Output capability: standard
I
CC
category: MSI
APPLICATIONS
Memory decoding or data-routing
Code conversion
DESCRIPTION
The 74LV139 is a low-voltage Si-gate CMOS device that is pin and
function compatible with 74HC/HCT139.
The 74LV139 is a dual 2-to-4 line decoder/demultiplexer. This device
has two independent decoders, each accepting two binary weighted
inputs (nA
0
and nA
1
) and providing four mutually exclusive active
LOW outputs (nY
0
to nY
3
). Each decoder has an active LOW enable
input (nE).
When nE is HIGH, every output is forced HIGH. The enable can be
used as the data input for a 1-to-4 demultiplexer application.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
≤
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
nA
n
to nY
n
,
nE to nY
n
Input capacitance
C
L
= 15 pF;
V
CC
= 3.3 V
11
10
ns
C
I
3.5
pF
C
PD
Power dissipation capacitance per
multiplexer
V
CC
= 3.3 V
V
I
CC1
42
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
16-Pin Plastic DIL
–40
°
C to +125
°
C
–40
°
C to +125
°
C
–40
°
C to +125
°
C
–40
°
C to +125
°
C
74LV139 N
74LV139 N
SOT38-4
16-Pin Plastic SO
74LV139 D
74LV139 D
SOT109-1
16-Pin Plastic SSOP Type II
74LV139 DB
74LV139 DB
SOT338-1
16-Pin Plastic TSSOP Type I
74LV139 PW
74LV139PW DH
SOT403-1
PIN CONFIGURATION
SV00530
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1E
1A
0
1A
1
1Y
0
1Y
1
1Y
2
1Y
3
GND
V
CC
2E
2A
0
2A
1
2Y
0
2Y
1
2Y
2
2Y
3
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
FUNCTION
1, 15
1E, 2E
Enable inputs (active LOW)
2, 3
1A
0
, 1A
1
Address inputs
4, 5, 6, 7
1Y
0
to 1Y
3
Outputs (active LOW)
8
GND
Ground (0 V)
12, 11, 10, 9
2Y
0
to 2Y
3
Outputs (active LOW)
14, 13
2A
0
, 2A
1
Address inputs
16
V
CC
Positive supply voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LV14 | Hex inverting Schmitt-trigger |
| 74LV14PWDH | Hex inverting Schmitt-trigger |
| 74LV153PWDH | Dual 4-input multiplexer |
| 74LV153 | Dual 4-input multiplexer |
| 74LV154DB | 4-to-16 line decoder/demultiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LV139PW-T | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 DUAL 2-4 LINE DECODER/DEMUX RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74LV14 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hex inverting Schmitt-trigger |
| 74LV14A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:HEX SCHMITT-TRIGGER INVERTERS |
| 74LV14AFPEL-E | 制造商:Renesas Electronics Corporation 功能描述:Cut Tape |
| 74LV14APWJ | 功能描述:74LV14APW/SOT402/TSSOP14 制造商:nexperia usa inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:2,500 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。