參數(shù)資料
型號(hào): 74LV03DB
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: Quad 2-input NAND gate
中文描述: LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14
文件頁(yè)數(shù): 4/12頁(yè)
文件大?。?/td> 119K
代理商: 74LV03DB
Philips Semiconductors
Product specification
74LV03
Quad 2-input NAND gate
1998 Apr 20
4
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
DC supply voltage
V
I
Input voltage
V
O
Output voltage
Operating ambient temperature range in free
air
PARAMETER
CONDITIONS
See Note1
MIN
1.0
0
0
–40
–40
TYP.
3.3
MAX
5.5
V
CC
V
CC
+85
+125
500
200
100
50
UNIT
V
V
V
T
amb
See DC and AC
characteristics
V
CC
= 1.0V to 2.0V
V
CC
= 2.0V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 3.6V to 5.5V
°
C
t
r
, t
f
Input rise and fall times
ns/V
NOTES:
1
The LV is guaranteed to function down to V
CC
= 1.0V (input levels GND or V
CC
); DC characteristics are guaranteed from V
CC
= 1.2V to V
CC
= 5.5V.
ABSOLUTE MAXIMUM RATINGS
1, 2
In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
SYMBOL
PARAMETER
V
CC
DC supply voltage
±
I
IK
DC input diode current
±
I
OK
DC output diode current
DC output source or sink current
– standard outputs
CONDITIONS
RATING
–0.5 to +7.0
20
50
UNIT
V
mA
mA
V
I
< –0.5 or V
I
> V
CC
+ 0.5V
V
O
< –0.5 or V
O
> V
CC
+ 0.5V
±
I
O
–0.5V < V
O
< V
CC
+ 0.5V
25
mA
±
I
GND
,
±
I
CC
T
stg
DC V
CC
or GND current for types with
–standard outputs
50
mA
Storage temperature range
Power dissipation per package
–plastic DIL
–plastic mini-pack (SO)
–plastic shrink mini-pack (SSOP and TSSOP)
–65 to +150
°
C
P
TOT
for temperature range: –40 to +125
°
C
above +70
°
C derate linearly with 12mW/K
above +70
°
C derate linearly with 8 mW/K
above +60
°
C derate linearly with 5.5 mW/K
750
500
400
mW
NOTES:
1
Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
相關(guān)PDF資料
PDF描述
74LV03N Quad 2-input NAND gate
74LV03PW BREAKOUT TEST CABLE ASSEMBLY; BNC MALE TO INSULATED SPADE LUGS; APPROX. 6" LONG RED & BLACK LEADS
74LV03PWDH Quad 2-input NAND gate
74LV04PWDH CERAMIC CHIP/MIL-PRF-55681
74LV04 CERAMIC CHIP/MIL-PRF-55681
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LV03DB-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate
74LV03D-T 功能描述:邏輯門 3.3V QUAD 2-INPUT NAND GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74LV03N 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad 2-input NAND gate
74LV03PW 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad 2-input NAND gate
74LV03PWDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad 2-input NAND gate