- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369313 > 74LS161 (System Logic Semiconductor Co., Ltd.) Synchronous 4 Bit Counters; Binary, Direct Reset PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LS161 |
| 廠商： | System Logic Semiconductor Co., Ltd. |
| 元件分類： | 通用總線功能 |
| 英文描述： | Synchronous 4 Bit Counters; Binary, Direct Reset |
| 中文描述： | 同步4位計(jì)數(shù)器，二進(jìn)制，直接復(fù)位 |
| 文件頁(yè)數(shù)： | 5/6頁(yè) |
| 文件大小： | 79K |
| 代理商： | 74LS161 |
5-5
FAST AND LS TTL DATA
SN54/74LS160A
SN54/74LS161A
SN54/74LS162A
SN54/74LS163A
AC SETUP REQUIREMENTS
(TA = 25
°
C)
Symbol
b l
Parameter
Limits
U i
Unit
Test Conditions
di i
Min
Typ
Max
tWCP
tW
ts
ts
th
th
trec
*CEP, CET or DATA
Clock Pulse Width Low
25
ns
VCC = 5.0 V
5 0 V
5 0 V
5 0 V
MR or SR Pulse Width
20
ns
Setup Time, other*
20
ns
Setup Time PE or SR
25
ns
Hold Time, data
3
ns
Hold Time, other
0
ns
Recovery Time MR to CP
15
ns
DEFINITION OF TERMS
SETUP TIME (ts) — is defined as the minimum time required
for the correct logic level to be present at the logic input prior to
the clock transition from LOW to HIGH in order to be recog-
nized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time following
the clock transition from LOW to HIGH that the logic level must
be maintained at the input in order to ensure continued recog-
nition. A negative HOLD TIME indicates that the correct logic
level may be released prior to the clock transition from LOW to
HIGH and still be recognized.
RECOVERY TIME (trec) — is defined as the minimum time re-
quired between the end of the reset pulse and the clock transi-
tion from LOW to HIGH in order to recognize and transfer
HIGH Data to the Q outputs.
AC WAVEFORMS
Figure 1. Clock to Output Delays, Count
Frequency, and Clock Pulse Width
Figure 2. Master Reset to Output Delay, Master Reset
Pulse Width, and Master Reset Recovery Time
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
CP
Q
tW(H)
tW(L)
trec
tPHL
tPHL
tPLH
OTHER CONDITIONS:
PE = MR (SR) = H
CEP = CET = H
OTHER CONDITIONS:
PE = L
P0 = P1 = P2 = P3 = H
tW
Q0
Q1
Q2
Q3
MR
CP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LS162 | Synchronous Decade Counters(synchronous clear) |
| 74LS162A | Synchronous Decade Counters(synchronous clear) |
| 74LS162 | SYNCHRONOUS 4-BIT COUNTERS |
| 74LS162A | SYNCHRONOUS 4-BIT COUNTERS |
| 74LS162 | BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LS161A WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74LS161ADC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 74LS161AN | 制造商:SIGNETICS 功能描述:74LS161 N6E2B 制造商:NXP Semiconductors 功能描述: 制造商:Texas Instruments 功能描述: |
| 74LS161ANDS | 制造商:Motorola Inc 功能描述:Counter, Up, 4 Bit Binary, 16 Pin, Plastic, DIP |
| 74LS161APC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。