- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8061 > 74LCX16240MEA (Fairchild Semiconductor)IC INVERTER DUAL 8-INPUT 48SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LCX16240MEA |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INVERTER DUAL 8-INPUT 48SSOP |
| 產(chǎn)品變化通告： | Die Material/Mold Compound Change 10/Sept/2008 |
| 標(biāo)準(zhǔn)包裝： | 29 |
| 系列： | 74LCX |
| 邏輯類型： | 逆變器，緩沖器 |
| 電路數(shù)： | 4 |
| 輸入數(shù)： | 4 |
| 特點(diǎn)： | 三態(tài) |
| 電源電壓： | 2 V ~ 3.6 V |
| 電流 - 靜態(tài)（最大值）： | 20µA |
| 輸出電流高，低： | 24mA，24mA |
| 邏輯電平 - 低： | 0.7 V ~ 0.8 V |
| 邏輯電平 - 高： | 1.7 V ~ 2 V |
| 額定電壓和最大 CL 時(shí)的最大傳播延遲： | 4.5ns @ 3.3V，50pF |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 供應(yīng)商設(shè)備封裝： | 48-SSOP |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 包裝： | 管件 |
4
Commercial Temperature Range
IDT72V8985 3.3V Time Slot Interchange
Digital Switch 256 x 256
The received serial data is internally converted to parallel by the on chip
serial-to-parallel converters and stored sequentially in a 256-position Data
Memory.Byusinganinternalcounterthatisresetbytheinput8KHzframepulse,
F0i,theincomingserialdatastreamscanbeframedandsequentiallyaddressed.
Dependingonthetypeofinformationtobeswitched,theIDT72V8985device
can be programmed to perform time slot interchange functions with different
throughput delay capabilities on a per-channel basis. The Variable Delay
mode, most commonly used for voice applications, can be selected ensuring
minimum throughput delay between input and output data. In Constant Delay
mode,usedinmultipleorgroupedchanneldataapplications,theintegrityofthe
information through the switch is maintained.
CONNECTION MEMORY
Data to be output on the serial streams may come from two sources: Data
Memory or Connection Memory. The Connection Memory is split into HIGH
andLOWpartsandisassociatedwithparticularTXoutputstreams. InProcessor
Mode,dataoutputontheTXstreamsistakenfromtheConnectionMemoryLow
and originates from the microprocessor (Figure 2). Where as in Connection
Mode (Figure 1), data is read from Data Memory and originated from the
incomingRXstreams. Datadestinedforaparticularchannelontheserialoutput
stream is read internally during the previous channel time slot to allow time for
memory access and internal parallel-to-serial conversion.
CONNECTION MODE
In Connection Mode, the addresses of input source for all output channels
are stored in the Connection Memory Low. The Connection Memory Low
locationsaremappedtocorresponding8-bitx32-channeloutput. Thecontents
oftheDataMemoryattheselectedaddressarethentransferredtotheparallel-
to-serialconvertersbeforebeingoutput. Byhavingtheoutputchanneltospecify
the input channel through the Connection Memory, input channels can be
broadcast to several output channels.
PROCESSOR MODE
In Processor Mode the CPU writes data to the Connection Memory Low
locationswhichcorrespondtotheoutputlinkandchannelnumber. Thecontents
of the Connection Memory Low are transferred to the parallel-to-serial
converter one channel before it is to be output and are transmitted each frame
to the output until it is changed by the CPU.
CONTROL
The Connection Memory High bits (Table 4) control the per-channel
functions available in the IDT72V8985. Output channels are selected into
specific modes such as: Processor Mode or Connection mode, Variable or
Constant throughput delay modes, Output Drivers Enabled or in three-state
condition. There is also one bit to control the state of the CCO output pin.
OUTPUT DRIVE ENABLE (ODE)
The ODE pin is the master output three-state control pin. If the ODE input
is held LOW all TDM (Time Division Multiplexed) outputs will be placed in high
impedance regardless Connection Memory High programming. However, if
ODEisHIGH,thecontentsofConnectionMemoryHighcontroltheoutputstate
on a per-channel basis.
SERIAL INTERFACE TIMING
TheIDT72V8985masterclock(
C4i)is4.096MHzsignalallowingserialdata
link configuration at 2.048 Mb/s to be implemented. The IDT72V8985 can
automatically detect the presence of an input frame pulse, identify the type of
backplanepresentontheserialinterface,andformatthesynchronizationpulse
according to ST-BUS or GCI interface specifications (active HIGH in GCI or
active LOW in ST-BUS). Upon determining the correct interface Connected
to the serial port, the internal timing unit establishes the appropriate serial data
bittransmitandsamplingedges. InST-BUS mode,everysecondfallingedge
of the 4.096 MHz clock marks a boundary and the input data is clocked in by
the rising edge, three quarters of the way into the bit cell. In GCI mode every
second rising edge of the 4.096 MHz clock marks the bit boundary while data
sampling is performed during the falling edge, at three quarters of the bit
boundaries.
DELAY THROUGH THE IDT72V8985
The transfer of information from the input serial streams to the output serial
streams results in a delay through the device. The delay through the
IDT72V8985 device varies according to the mode selected in the
V/Cbitofthe
Connection Memory High.
VARIABLE DELAY MODE
The delay in Variable Delay Mode is dependent only on the combination
ofsourceanddestinationontheinputandoutputstreams. Theminimumdelay
achievable in the IDT72V8985 device is three time slots. In the IDT72V8985
device, the information that is to be output in the same channel position as the
information is input (position n), relative to frame pulse, will be output in the
following frame (channel n, frame n+1). The same occurs if the input channels
succeeding (n+1, n+2) the channel position as the information is input.
Theinformationswitchedtothethirdtimeslotaftertheinputhasenteredthe
device (for instance, input channel 0 to output channel 3 or input channel 30 to
output channel 1), is always output three channels later.
Any switching configuration that provides three or more time slots between
input and output channels, will have a throughput delay equal to the difference
between the output and input channels; i.e., the throughput delay will be less
thanoneframe. Table1showsthepossibledelaysfortheIDT72V8985device
in Variable Delay Mode. An example is shown in Figure 3.
CONSTANT DELAY MODE
In this mode frame integrity is maintained in all switching configurations by
Figure 2. Processor Mode
Figure 1. Connection Mode
Receive
Serial Data
Streams
5707 drw05
RX
TX
Transmit
Serial Data
Streams
Data
Memory
Connection
Memory
5707 drw06
TX
Microprocessor
Receive
Serial Data
Streams
Transmit
Serial Data
Streams
Data
Memory
Connection
Memory
FUNCTIONAL DESCRIPTION (Cont'd)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT4040PW,118 | IC 12STAGE BINARY RIPPLE 16TSSOP |
| NLU3G16MUTAG | TRIPLE NONINVERTING BUFFER UDFN8 |
| 74ACT240PC | IC INVERTER DUAL 4-INPUT 20DIP |
| 74HC4024PW,118 | IC 7STAGE BINARY RIPPLE 14TSSOP |
| MM74HC540N | IC INVERTER 8-INPUT 20DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LCX16240MEA_Q | 功能描述:緩沖器和線路驅(qū)動(dòng)器 16-Bit Buff/Lin Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| 74LCX16240MEAX | 功能描述:緩沖器和線路驅(qū)動(dòng)器 16-Bit Buff/Lin Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| 74LCX16240MTD | 功能描述:緩沖器和線路驅(qū)動(dòng)器 16-Bit Buff/Lin Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| 74LCX16240MTD_Q | 功能描述:緩沖器和線路驅(qū)動(dòng)器 16-Bit Buff/Lin Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| 74LCX16240MTDX | 功能描述:緩沖器和線路驅(qū)動(dòng)器 16-Bit Buff/Lin Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。