參數(shù)資料
型號(hào): 74HCT7046ADB-T
廠商: NXP SEMICONDUCTORS
元件分類: PLL合成/DDS/VCOs
英文描述: PHASE LOCKED LOOP, PDSO16
封裝: PLASTIC, SSOP-16
文件頁(yè)數(shù): 29/38頁(yè)
文件大?。?/td> 468K
代理商: 74HCT7046ADB-T
December 1990
35
Philips Semiconductors
Product specication
Phase-locked-loop with lock detector
74HC/HCT7046A
The maximum permitted phase error
must be defined, before tLD can be
defined using the following formula:
Using this calculated value in Fig.32,
it is possible to define the value of
CLD, e.g. assuming the phase error is
36
° and fIN = 2 MHz:
and using Fig.32, it can be seen that
CLD is 26 pF.
With the addition of one retriggerable
monostable (e.g. “123”, “423” or
“4538”) a steady state LOW and
HIGH indication can be obtained, as
shown in Fig.33.
t
LD
φ
max
360
------------
1
f
IN
------
×
.
=
t
LD
36
°
360
----------
1
2MHz
-----------------
×
50 ns,
=
Fig.33 Steady state signal for lock indication.
相關(guān)PDF資料
PDF描述
74HC7046APW-T PHASE LOCKED LOOP, PDSO16
74HCT7046ADB PHASE LOCKED LOOP, PDSO16
74HCT7046APW-T PHASE LOCKED LOOP, PDSO16
74HCT9046AP PHASE LOCKED LOOP, PDIP16
74HCT9046AT PHASE LOCKED LOOP, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74HCT7046AD-T 功能描述:鎖相環(huán) - PLL PHASED-LOCKED LOOP W/LOCK DTCT RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
74HCT7046AM96 制造商:Rochester Electronics LLC 功能描述:- Bulk
74HCT7046AN 制造商:NXP Semiconductors 功能描述:
74HCT7046AN,112 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP W/LOCK DETECT RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
74HCT7273(SMD) 制造商:MISCELLANEOUS 功能描述: