- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360473 > 74HCT564D (NXP SEMICONDUCTORS) Octal D-type flip-flop; positive-edge trigger; 3-state; inverting PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HCT564D |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal D-type flip-flop; positive-edge trigger; 3-state; inverting |
| 中文描述： | HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| 封裝： | PLASTIC, SO-20 |
| 文件頁(yè)數(shù)： | 6/7頁(yè) |
| 文件大?。?/td> | 58K |
| 代理商： | 74HCT564D |
December 1990
6
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive-edge trigger;
3-state; inverting
74HC/HCT564
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
.
Output capability: bus driver
I
CC
category: MSI
Note to HCT types
The value of additional quiescent supply current (
I
CC
) for a unit load of 1 is given in the family specifications.
To determine
I
CC
per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; t
r
= t
f
= 6 ns; C
L
= 50 pF
INPUT
UNIT LOAD COEFFICIENT
OE
D
0
to D
7
CP
0.80
0.25
1.00
SYMBOL PARAMETER
T
amb
(
°
C)
UNIT
TEST CONDITIONS
74HCT
V
CC
(V)
WAVEFORMS
+25
40 to +85
40 to +125
min.
typ.
max.
min.
max.
min.
max.
t
PHL
/ t
PLH
propagation delay
CP to Q
n
3-state output enable
time OE to Q
n
3-state output disable
time OE to Q
n
output transition time
19
35
44
53
ns
4.5
Fig.6
t
PZH
/ t
PZL
19
35
44
53
ns
4.5
Fig.8
t
PHZ
/ t
PLZ
19
30
38
45
ns
4.5
Fig.8
t
THL
/ t
TLH
5
12
15
18
ns
4.5
Fig.6
t
W
clock pulse width
HIGH or LOW
set-up time
D
n
to CP
hold time
D
n
to CP
maximum clock pulse
frequency
18
8
23
27
ns
4.5
Fig.6
t
su
12
3
15
18
ns
4.5
Fig.7
t
h
3
2
3
3
ns
4.5
Fig.7
f
max
27
56
22
18
MHz
4.5
Fig.6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT564N | 4-Bit Synchronous Up/Down Counters (Dual Clock With Clear) 16-SOIC -40 to 85 |
| 74HCT573 | 4-Bit Synchronous Up/Down Counters (Dual Clock With Clear) 16-SOIC -40 to 85 |
| 74HC573 | Octal D-type transparent latch; 3-state |
| 74HCT573PW | 4-Bit Synchronous Up/Down Counters (Dual Clock With Clear) 16-PDIP -40 to 85 |
| 74HC573 | Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HCT564N | 制造商:IC'S/TRANSISTORS/DIO 功能描述: 制造商:IC'S/TRANSISTORS/DIODES 功能描述: |
| 74HCT573 | 制造商:Misc 功能描述: |
| 74HCT573 HAR | 制造商:HAR 功能描述:74HCT573 NOTES |
| 74HCT573AN | 制造商:AVX Corporation 功能描述: |
| 74HCT573BQ | 制造商:NXP Semiconductors 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin DHVQFN EP T/R Cut Tape 制造商:NXP Semiconductors 功能描述:IC OCTAL D-LATCH 3-ST DHVQFN20 制造商:NXP Semiconductors 功能描述:IC, OCTAL, D-LATCH, 3-ST, DHVQFN20, Latch Type:D Type Transparent, Output Curren |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。