- 您現在的位置：買賣IC網 > PDF目錄360467 > 74HC373D-T SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits PDF資料下載
參數資料
| 型號： | 74HC373D-T |
| 英文描述： | SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits |
| 中文描述： | 8位D型鎖存器 |
| 文件頁數： | 2/17頁 |
| 文件大?。?/td> | 82K |
| 代理商： | 74HC373D-T |
2003 Oct 30
2
Philips Semiconductors
Product specification
Inverter
74HC3G04; 74HCT3G04
FEATURES
Wide supply voltage range from 2.0 to 6.0 V
Symmetrical output impedance
High noise immunity
Low power dissipation
Balanced propagation delays
Very small 8 pins package
Output capability: standard
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
DESCRIPTION
The 74HC3G/HCT3G04 is a high-speed Si-gate CMOS
device and is pin compatible with low power Schottky
TTL (LSTTL). Specified in compliance with JEDEC
standard no. 7.
The 74HC3G/HCT3G04 provides three inverting buffers.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
≤
6.0 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
×
N +
∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts;
N = total switching outputs;
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs.
For HC3G04 the condition is V
I
= GND to V
CC
.
For HCT3G04 the condition is V
I
= GND to V
CC
1.5 V.
2.
FUNCTION TABLE
See note 1.
Note
1.
H = HIGH voltage level;
L = LOW voltage level.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC3G04
HCT3G04
t
PHL
/t
PLH
C
I
C
PD
propagation delay nA to nY
input capacitance
power dissipation capacitance per buffer
C
L
= 50 pF; V
CC
= 4.5 V 8
10
1.5
9
ns
pF
pF
1.5
9
notes 1 and 2
INPUT
OUTPUT
nA
nY
L
H
H
L
相關PDF資料 |
PDF描述 |
|---|---|
| 74HCT393D-T | Asynchronous Up Counter |
| 74HC3G07 | Buffer with open-drain outputs |
| 74HC3G14 | Inverting Schmitt-triggers |
| 74HC30D-T | SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits |
| 74HC32D-T | SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74HC373DTR2G | 功能描述:閉鎖 OCTAL 3ST NONINVERT TRANSPARENT LATCH RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74HC373FPV-E | 制造商:Renesas Electronics Corporation 功能描述:Cut Tape 制造商:Renesas Electronics Corporation 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES |
| 74HC373N | 制造商:NXP Semiconductors 功能描述:HC Bulk 制造商:NXP Semiconductors 功能描述:IC LOGIC 74HC LATCH DIP20 制造商:NXP Semiconductors 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin PDIP Bulk |
| 74HC373N,652 | 功能描述:閉鎖 OCTAL D LATCH 3STATE RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74HC373N652 | 制造商:NXP Semiconductors 功能描述:IC OCTAL D-LATCH 3-STATE DIP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。