- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360443 > 74F786 (NXP Semiconductors N.V.) 4-bit asynchronous bus arbiter(4位異步總線判優(yōu)器) PDF資料下載
參數(shù)資料
| 型號： | 74F786 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 4-bit asynchronous bus arbiter(4位異步總線判優(yōu)器) |
| 中文描述： | 4位異步總線仲裁器（4位異步總線判優(yōu)器） |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 95K |
| 代理商： | 74F786 |
Philips Semiconductors
Product specification
74F786
4-bit asynchronous bus arbiter
February 14, 1991
3
FUNCTIONAL DESCRIPTION
The BRn inputs have no inherent priority. The arbiter assigns priority
to the incoming requests as they are received, therefore, the first BR
asserted will have the highest priority. When a bus request is
received its corresponding bus grant becomes active, provided that
EN is low. If additional bus requests are made during this time they
are queued. When the first request is removed, the arbiter services
the bus request with the next highest priority. Removing a request
while a previous request is being serviced can cause a grant to be
changed when arbitrating between three or four requests. For that
reason, the user should not remove ungranted requests when
arbitrating between three or four requests. This does not apply to
arbitration between two requests
.
If two or more BRn inputs are asserted at precisely the same time,
one of them will be selected at random, and all BGn outputs will be
held in the high state until the selection is made. This guarantees
that an erroneous BGn will not be generated even though a
metastable condition may occur internal to the device. When the EN
is in the high state the BGn outputs are forced high.
PIN CONFIGURATION
16
15
14
13
12
11
10
7
6
5
4
3
2
1
9
8
V
CC
B
C
D
BR0
BR1
BR2
BR3
GND
A
YOUT
BG0
BG1
BG2
BG3
EN
SF00441
PIN DESCRIPTION
SYMBOL
PINS
TYPE
NAME
FUNCTION
BR0 – BR3
4, 5, 6, 7
Input
Bus request inputs (active low)
The logic of this device arbitrates between these four inputs.
Unused inputs should be tied high.
A, B, C, D
15, 1, 2, 3
Input
Inputs of the 4–input AND gate
EN
9
Input
Enable input
When low it enables the BG0 – BG3 outputs.
BG0 – BG3
13, 12, 11, 10
Output
Bus grant outputs (active low)
These outputs indicate the selected bus request. BG0 corre-
sponds to BR0, BG1 to BR1, etc.
YOUT
14
Output
Output of the 4–input AND gate
GND
8
Ground
ground (0V)
V
CC
16
Power
Positive supply voltages
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F794DC | Octal D-Type Flip-Flop |
| 74F794DCQR | Octal D-Type Flip-Flop |
| 74F794DCX | Octal D-Type Flip-Flop |
| 74F794PCQR | Octal D-Type Flip-Flop |
| 74F794PCX | Octal D-Type Flip-Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F794 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Register with Readback |
| 74F794DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Octal D-Type Flip-Flop |
| 74F794DCQR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Octal D-Type Flip-Flop |
| 74F794DCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Octal D-Type Flip-Flop |
| 74F794PC | 功能描述:觸發(fā)器 8-Bit Register RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。