- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360432 > 74F259 (NXP Semiconductors N.V.) Latch PDF資料下載
參數(shù)資料
| 型號(hào)： | 74F259 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Latch |
| 中文描述： | 鎖存 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 95K |
| 代理商： | 74F259 |
Philips Semiconductors
Product specification
74F259
Latch
2
1989 Apr 11
853–0362 06316
FEATURES
Combines demultiplexer and 8-bit latch
Serial-to-parallel capability
Output from each storage bit available
Random (addressable) data entry
Easily expandable
Common reset input
Useful as 1-of-8 active-High decoder
DESCRIPTION
The 74F259 addressable latch has four distinct modes of operation
which are selectable by controlling the Master Reset (MR) and
Enable (E) inputs (see Function Table). In the addressable latch
mode, data at the Data inputs is written into the addressed latches.
The addressed latches will follow the Data input with all
unaddressed latches remaining in their previous states. In the store
mode, all latches remain in their previous states and are unaffected
by the Data or Address inputs. To eliminate the possibility of entering
erroneous data in the latches, the enable should be held High
(inactive) while the address lines are changing. In the 1-of-8
decoding or demultiplexing mode (MR=E=Low), addressed outputs
will follow the level of the Data input, with all other outputs Low. In
the Master Reset mode, all outputs are Low and unaffected by the
Address and Data inputs.
PIN CONFIGURATION
16
15
14
13
12
11
10
7
6
5
4
3
2
1
9
8
V
CC
A0
A1
A2
Q0
Q1
Q2
Q3
GND
MR
E
D
Q7
Q6
Q5
Q4
SF00823
TYPE
TYPICAL
PROPAGATION
DELAY
TYPICAL SUPPLY
CURRENT (TOTAL)
74F259
7.5ns
31mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= 0
°
C to +70
°
C
N74F259N
PKG DWG #
16-pin plastic DIP
SOT38-4
16-pin plastic SO
N74F259D
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
D
Data input
1.0/1.0
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
A0, A1, A2
Address inputs
1.0/1.0
E
Enable input (active Low)
1.0/1.0
MR
Master Reset inputs (active Low)
1.0/1.0
Q0 – Q7
Data outputs
50/33
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F260 | Dual 5-input NOR gate |
| 74F2643PC | 8-Bit Inverting/Non-Inverting Bus Trasceiver |
| 74F2643SC | 8-Bit Inverting/Non-Inverting Bus Trasceiver |
| 74F643PC | 8-Bit Inverting/Non-Inverting Bus Trasceiver |
| 74F643PCQR | 8-Bit Inverting/Non-Inverting Bus Trasceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F259PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Addressable D-Type Latch |
| 74F259QC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Addressable D-Type Latch |
| 74F259SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Addressable D-Type Latch |
| 74F260 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 5-input NOR gate |
| 74F260D | 制造商:North American Philips Discrete Products Div 功能描述:Logic Circuit, Dual 5-Input NOR, F-TTL, 14 Pin, Plastic, SOP 制造商:NXP Semiconductors 功能描述:Logic Circuit, Dual 5-Input NOR, F-TTL, 14 Pin, Plastic, SOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。