
Philips Semiconductors
Product specification
74F258A
Quad 2-line to 1-line selector/multiplexer, inverting
(3-State)
2
1996 Jan 05
853-0361 16192
FEATURES
Multifunction capability
Non-inverting data path
3-State outputs
See 74F257A for non-inverting version
DESCRIPTION
The 74F258A has four identical 2-input multiplexers with 3-State
outputs which select 4 bits of data from two sources under control of
a common Select (S) input. The I
0n
inputs are selected when the
Select input is Low and the I
1n
inputs are selected when the Select
input is High. Data appears at the outputs in inverted form.
The 74F258A is the logical implementation of a 4-pole, 2-position
switch where the position of the switch is determined by the logic
level supplied to the Select input. Outputs are forced to a High
impedance ‘‘off” state when the Output Enable input (OE) is High. All
but one device must be in the High impedance state to avoid
currents that would exceed the maximum ratings if outputs are tied
together. Design of the output signals must ensure that there is no
overlap when outputs of 3-State devices are tied together.
PIN CONFIGURATION
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
V
CC
I
0d
I
1d
Y
d
I
0c
I
1c
Y
c
S
I
0a
I
1a
Y
a
I
0b
I
1b
Y
b
GND
OE
SF00815
TYPE
TYPICAL
PROPAGATION
DELAY
TYPICAL SUPPLY
CURRENT (TOTAL)
74F258A
3.5ns
14mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= 0
°
C to +70
°
C
N74F258AN
PKG.
DWG. #
16-pin plastic DIP
SOT38-4
16-pin plastic SO
N74F258AD
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F(U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/0.6mA
I
0n
, I
1n
S
Data inputs
1.0/1.0
Common select input
1.0/1.0
OE
Output Enable input (active Low)
1.0/1.0
Y
a
- Y
d
NOTE:
One (1.0) FAST Unit Load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
Data outputs
150/40
3.0mA/24mA
LOGIC SYMBOL
OE
I
0a
I
1a
I
0b
I
1b
I
0c
I
1c
I
0d
I
1d
15
2
3
5
6
11
10
14
13
4
7
9
12
1
S
Y
a
Y
b
Y
c
Y
d
V
=Pin 16
GND=Pin 8
SF00816
LOGIC SYMBOL (IEEE/IEC)
EN
15
G1
4
7
9
12
2
5
10
13
1
1
MUX
SF00817
1
3
6
11
14