- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8076 > 74AVC16836ADGV,118 (NXP Semiconductors)IC RGSTRD DVR 3-ST 20BIT 56TVSOP PDF資料下載
參數(shù)資料
| 型號： | 74AVC16836ADGV,118 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 10/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RGSTRD DVR 3-ST 20BIT 56TVSOP |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標準包裝： | 2,500 |
| 系列： | 74AVC |
| 邏輯類型： | 緩沖器/線路驅(qū)動器，非反相 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 20 |
| 輸出電流高，低： | 12mA，12mA |
| 電源電壓： | 1.2 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 74AVC16836ADGV-T 74AVC16836ADGV-T-ND 935272239118 |
Philips Semiconductors
Product data
74AVC16836A
20-bit registered driver with inverted register enable
and Dynamic Controlled Outputs
(3-State)
2002 Aug 02
8
TEST CIRCUIT
SWITCH POSITION
PULSE
GENERATOR
RT
VI
D.U.T.
VO
CL
VCC
RL
Test Circuit for switching times
Open
GND
S1
DEFINITIONS
VCC
VI
< 2.3 V
VCC
TEST
S1
tPLH/tPHL
Open
RL = Load resistor
CL = Load capacitance includes jig and probe capacitance
RT = Termination resistance should be equal to ZOUT of pulse generators.
2
< VCC
tPLZ/tPZL
VCC
2.3–2.7 V
tPHZ/tPZH
GND
RL
2 * VCC
SV01018
RL
1000
500
VCC
3.0 V
500
Waveform 7.
Load circuitry for switching times
GRAPHS
SH00204
0
0.5
1
1.5
2
2.5
3
3.5
0
50
100
150
200
250
OUTPUT CURRENT (mA)
OUTPUT
VOL
T
AGE
(V)
= 3.3 V
V
OL
VCC
= 2.5 V
VCC
VCC = 1.8 V
I OL
Figure 1. Output voltage (VOL) vs. output current (IOL)
SH00205
–250
–200
–150
–100
–50
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
= 3.3 V
= 2.5 V
= 1.8 V
OUTPUT CURRENT (mA)
OUTPUT
VOL
T
AGE
(V)
V
OH
VCC
I OH
VCC
Figure 2. Output voltage (VOH) vs. output current (IOH)
A Dynamic Controlled Output (DCO) circuit is designed in. During
the transition, it initially lowers the output impedance to effectively
drive the load and, subsequently, raises the impedance to reduce
noise. Figures 1 and 2 show VOL vs. IOL and VOH vs. IOH curves to
illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DCO circuit provides a
maximum dynamic drive that is equivalent to a high drive standard
output device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74AVC16836ADGG,118 | IC RGSTRD DVR 3-ST 20BIT 56TSSOP |
| 74AVC16835ADGV,118 | IC RGSTRD DVR 3-ST 18BIT 56TVSOP |
| 74AVC16835ADGG,118 | IC RGSTRD DVR 3-ST 18BIT 56TSSOP |
| ED951/6 | TERMINAL BLOCK PLUG 5MM 6POS |
| OSTHW123052 | TERMINAL BLOCK PLUG 3.81MM 12POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74AVC16836ADGV-T | 功能描述:總線收發(fā)器 20-BIT REG DRIV/INV REG/DCO 3S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74AVC16836DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit registered driver with inverted register enable 3-State |
| 74AVC16T245 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit dual supply translating transceiver with configurable voltage translation; 3-state |
| 74AVC16T245BQ,518 | 功能描述:總線收發(fā)器 16-BIT DUAL-SUP XCVR W/CONFIG VOLT 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74AVC16T245BX | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit dual supply translating transceiver with configurable voltage translation; 3-state |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。