AC " />
參數(shù)資料
型號(hào): 74AVC16835ADGV,112
廠商: NXP Semiconductors
文件頁(yè)數(shù): 10/12頁(yè)
文件大?。?/td> 0K
描述: IC RGSTRD DVR 3-ST 18BIT 56TVSOP
產(chǎn)品培訓(xùn)模塊: Logic Packages
標(biāo)準(zhǔn)包裝: 42
系列: 74AVC
邏輯類(lèi)型: 緩沖器/線(xiàn)路驅(qū)動(dòng)器,非反相
元件數(shù): 1
每個(gè)元件的位元數(shù): 18
輸出電流高,低: 12mA,12mA
電源電壓: 1.2 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 56-TFSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 56-TSSOP
包裝: 管件
其它名稱(chēng): 74AVC16835ADGV
74AVC16835ADGV-ND
935271488112
Philips Semiconductors
Product data
74AVC16835A
18-bit registered driver with
Dynamic Controlled Outputs
(3-State)
2002 Mar 15
7
AC WAVEFORMS FOR VCC = 3.0 V TO 3.6 V
RANGE
VM = 0.5 VCC
VX = VOL + 0.300 V
VY = VOH – 0.300 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
VI = VCC
AC WAVEFORMS FOR VCC = 2.3 V TO 2.7 V AND
VCC < 2.3 V RANGE
VM = 0.5 VCC
VX = VOL + 0.15 V
VY = VOH – 0.15 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
VI = VCC
An
INPUT
tPHL
tPLH
VOL
VI
GND
VOH
Yn
OUTPUT
SH00132
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 1. Input (An) to output (Yn) propagation delay
LE INPUT
Yn OUTPUT
VI
GND
VOH
VOL
tPHL
tPLH
tW
SH00134
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7V
Waveform 2. Latch enable input (LE) pulse width, the latch
enable input to output (Yn) propagation delays.
CP INPUT
Yn OUTPUT
VI
GND
VOH
VOL
tPHL
tPLH
tW
1/fMAX
SH00135
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 3. The clock (CP) to Yn propagation delays, the
clock pulse width and the maximum clock frequency.
An
INPUT
LE
INPUT
tSU
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
tSU
th
VI
GND
VI
GND
SH00133
VM
VM = 0.5VCC at VCC = 2.3 to 2.7V
Waveform 4. Data set-up and hold times for the An input to the
LE input
VI
GND
An INPUT
VI
GND
VOH
Yn OUTPUT
VOL
CP INPUT
tsu
th
tsu
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
SH00136
VM
VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 5. Data set-up and hold times for the An input to the
clock CP input
tPLZ
tPZL
VI
nOE INPUT
GND
VCC
OUTPUT
LOW-to-OFF
OFF-to-LOW
VOL
VOH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
tPHZ
VM
tPZH
VX
VY
SH00137
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 6. 3-State enable and disable times
相關(guān)PDF資料
PDF描述
OSTKR090100 TERM BLOCK PLUG 5.00MM 9POS
OSTV8095151 TERM BLOCK PLUG 5.08MM 9POS
OSTVM103552 TERM BLOCK PLUG 3.81MM 10POS
OSTV7215151 TERM BLOCK PLUG 5.08MM 21POS
OSTHW105052 TERMINAL BLOCK PLUG 5.08MM 10POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74AVC16835ADGV-T 功能描述:總線(xiàn)收發(fā)器 18-BIT REG DRIVER-DC OUTPUT 3S RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74AVC16835DGG 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:18-bit registered driver 3-State
74AVC16835DGGRE4 功能描述:通用總線(xiàn)函數(shù) 18B Univ Bus Driver RoHS:否 制造商:Texas Instruments 邏輯類(lèi)型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開(kāi)啟電阻(最大值): 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74AVC16835DGGRG4 功能描述:通用總線(xiàn)函數(shù) 18B Univ Bus Driver RoHS:否 制造商:Texas Instruments 邏輯類(lèi)型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開(kāi)啟電阻(最大值): 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74AVC16835DGVRE4 功能描述:通用總線(xiàn)函數(shù) 18B Univ Bus Driver RoHS:否 制造商:Texas Instruments 邏輯類(lèi)型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開(kāi)啟電阻(最大值): 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel