參數(shù)資料
型號: 74AUP1G14
廠商: NXP Semiconductors N.V.
英文描述: Low-power Schmitt-trigger inverter
中文描述: 低功耗施密特觸發(fā)反相器
文件頁數(shù): 1/20頁
文件大?。?/td> 97K
代理商: 74AUP1G14
1.
General description
The 74AUP1G79 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specied for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backow current through
the device when it is powered down.
The 74AUP1G79 provides the single positive-edge triggered D-type ip-op. Information
on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock
pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock
transition for predictable operation.
2.
Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-C exceeds 2000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 A (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specied from
40 °Cto+85 °C and 40 °C to +125 °C
74AUP1G79
Low-power D-type ip-op; positive-edge trigger
Rev. 01 — 12 September 2005
Product data sheet
相關(guān)PDF資料
PDF描述
74HCT4060 Hex D-Type Flip-Flops With Clear 16-PDIP -40 to 85
700-5M-15 2-Wire-Interfaced 8-Bit I/O Port Expander with Reset
7010.9513.03 I<sup>2</sup>C Port Expander with 4 Push-Pull Outputs and 4 Open-Drain I/Os
7010.9513.57 I<sup>2</sup>C Port Expander with 4 Push-Pull Outputs and 4 Open-Drain I/Os
7010.9514.03 Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74AUP1G14FS3-7 功能描述:Inverter IC 1 Channel Schmitt Trigger X2-DFN0808-4 制造商:diodes incorporated 系列:74AUP 包裝:帶卷(TR) 零件狀態(tài):有效 邏輯類型:反相器 電路數(shù):1 輸入數(shù):1 特性:施密特觸發(fā)器 電壓 - 電源:0.8 V ~ 3.6 V 電流 - 靜態(tài)(最大值):0.5μA 電流 - 輸出高,低:4mA,4mA 邏輯電平 - 低:0.15 V ~ 0.88 V 邏輯電平 - 高:0.65 V ~ 2.32 V 不同 V,最大 CL 時的最大傳播延遲:6.1ns @ 3.3V,30pF 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:X2-DFN0808-4 封裝/外殼:4-UFDFN 裸露焊盤 標(biāo)準(zhǔn)包裝:5,000
74AUP1G14FW4-7 功能描述:邏輯門 Single 1-Input Inv 6.2pF 0.8 to 2.6 AUP RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74AUP1G14FW5-7 功能描述:Inverter IC 1 Channel Schmitt Trigger X1-DFN1010-6 制造商:diodes incorporated 系列:74AUP 包裝:剪切帶(CT) 零件狀態(tài):有效 邏輯類型:反相器 電路數(shù):1 輸入數(shù):1 特性:施密特觸發(fā)器 電壓 - 電源:0.8 V ~ 3.6 V 電流 - 靜態(tài)(最大值):0.5μA 電流 - 輸出高,低:4mA,4mA 邏輯電平 - 低:0.15 V ~ 0.88 V 邏輯電平 - 高:0.65 V ~ 2.32 V 不同 V,最大 CL 時的最大傳播延遲:6.1ns @ 3.3V,30pF 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:X1-DFN1010-6 封裝/外殼:6-XDFN 標(biāo)準(zhǔn)包裝:1
74AUP1G14FX4-7 功能描述:Inverter IC 1 Channel Schmitt Trigger X2-DFN1409-6 制造商:diodes incorporated 系列:74AUP 包裝:帶卷(TR) 零件狀態(tài):有效 邏輯類型:反相器 電路數(shù):1 輸入數(shù):1 特性:施密特觸發(fā)器 電壓 - 電源:0.8 V ~ 3.6 V 電流 - 靜態(tài)(最大值):0.5μA 電流 - 輸出高,低:4mA,4mA 邏輯電平 - 低:0.15 V ~ 0.88 V 邏輯電平 - 高:0.65 V ~ 2.32 V 不同 V,最大 CL 時的最大傳播延遲:6.1ns @ 3.3V,30pF 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:X2-DFN1409-6 封裝/外殼:6-XFDFN 標(biāo)準(zhǔn)包裝:5,000
74AUP1G14FZ4-7 功能描述:邏輯門 Single 1-Input Inv 6.2pF 0.8 to 2.6 AUP RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel