參數(shù)資料
型號： 74ALVCH16832
廠商： NXP Semiconductors N.V.
英文描述： 7-bit to 28-bit address register/driver with 3-state outputs
中文描述： 7位至28位的地址寄存器/驅(qū)動器具有三態(tài)輸出
文件頁數(shù)： 2/12頁
文件大小： 89K
代理商： 74ALVCH16832
Philips Semiconductors
Product data
74ALVCH16832
7-bit to 28-bit address register/driver with 3-state
outputs
2
2001 Dec 14
853-2311 27460
FEATURES
ESD protection exceeds 2000 V HBM per JESD22-A114,
200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
Latch-up testing is done to JESDEC Standard JESD78 which
exceeds 100 mA
Bus hold on data inputs eliminates the need for external
pullup/pulldown resistors
DESCRIPTION
This 7 channel 1-bit to 4-bit address register/driver is designed for
2.3 V to 3.6 V V
CC
operation. This device is ideal for use in
applications in which a single address bus is driving four separate
memory locations. The 74ALVCH16832 can be used as a buffer or
a register, depending on the logic level of the select (SEL) input.
When SEL is a logic high, the device is in the buffer mode. The
outputs follow the inputs and are controlled by the two output-enable
(OE) inputs. Each OE controls two groups of seven outputs.
When SEL is a logic low, the device is in the register mode. The
register is an edge-triggered D-type flip-flop. On the positive
transition of the clock (CLK) input, data at the A inputs is stored in
the internal registers. OE operates the same as in the buffer mode.
When OE is a logic low, the outputs are in a normal logic state, (high
or low logic level). When OE is a logic high, the outputs are in the
high-impedance state.
Neither SEL of OE affect the internal operation of the flip-flops. Old
data can be retained or new data can be entered while the outputs
are in the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
Active buss-hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
The 74ALVCH16832 is characterized for operation from –40 to
+85
°
C.
PIN DESCRIPTION
PIN(S)
1, 2, 4, 5, 28. 29, 31, 32, 33, 34,
36, 37, 41, 42, 44, 45, 47, 48, 49,
50, 54, 55, 57, 58, 60, 61, 63, 64
SYMBOL
1Yn, 2Yn,
3Yn, 4Yn
FUNCTION
Outputs
3, 8, 10, 14, 19, 23, 25, 30, 35,
39, 40, 46, 51, 53, 56, 62
6, 12, 22, 27, 38, 43, 52, 59
7, 9, 11, 20, 21, 24, 26
16, 17
15
18
GND
Ground
V
CC
An
OE1, OE2
CLK
SEL
Supply voltage
Inputs
Output enable
Clock
Select
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
53
54
55
56
57
58
59
60
61
62
63
64
4Y1
GND
2Y1
1Y1
V
CC
A1
GND
A2
GND
A3
1Y2
2Y2
GND
3Y2
4Y2
V
CC
1Y3
GND
2Y3
3Y3
4Y3
GND
V
CC
13
14
15
16
17
18
47
48
49
50
51
52
NC
GND
CLK
OE1
OE2
V
CC
1Y4
GND
2Y4
3Y4
SEL
19
46
4Y4
GND
20
21
22
23
24
25
40
41
42
43
44
45
A4
A5
V
CC
GND
A6
GND
V
CC
1Y5
3Y5
4Y5
GND
GND
26
39 GND
A7
27
38 V
CC
V
CC
28
29
30
31
32
33
34
135
36
37
4Y7
3Y7
GND
2Y7
1Y7
1Y6
GND
3Y6
4Y6
3Y1
2Y6
2Y5
SV01912
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
ORDER CODE
DWG NUMBER
64-pin Plastic TSSOP
–40 to +85
°
C
74ALVCH16832DGG
SOT646-1
相關(guān)PDF資料
PDF描述
74ARG MALE, RF CONNECTOR, SOLDER
74HC_HCT245_3 Octal bus transceiver; 3-state
74HC08 Quad 2-input AND gate
74HC137 3-to-8 line decoder/demultiplexer with address latches; inverting
74HC14 Hex inverting Schmitt trigger
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALVCH16832DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:7-bit to 28-bit address register/driver with 3-state outputs
74ALVCH16832DGG,11 功能描述:寄存器 1TO4BIT ADDRES DRV RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
74ALVCH16832DGG,112 制造商:NXP Semiconductors 功能描述:
74ALVCH16832DGG,118 制造商:NXP Semiconductors 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*