- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360406 > 74AHCT138 (NXP Semiconductors N.V.) 3-to-8 line decoder/demultiplexer;inverting(3-8線譯碼器/多路分解器；反向) PDF資料下載
參數(shù)資料
| 型號： | 74AHCT138 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 3-to-8 line decoder/demultiplexer;inverting(3-8線譯碼器/多路分解器；反向) |
| 中文描述： | 3至8線路解碼器/分離器，反相（3-8線譯碼器/多路分解器;反向） |
| 文件頁數(shù)： | 2/16頁 |
| 文件大小： | 84K |
| 代理商： | 74AHCT138 |
1999 Sep 27
2
Philips Semiconductors
Product specification
3-to-8 line decoder/demultiplexer; inverting
74AHC138;
74AHCT138
FEATURES
ESD protection:
HBM EIA/JESD22-A114-A
exceeds 2000 V
MM EIA/JESD22-A115-A
exceeds 200 V
CDM EIA/JESD22-C101
exceeds 1000 V
Balanced propagation delays
All inputs have Schmitt-trigger
actions
Multiple input enable for easy
expansion
Ideal for memory chip select
decoding
Inputs accept voltages higher than
V
CC
For AHC only:
operates with CMOS input levels
For AHCT only:
operates with TTL input levels
Specified from
40 to +85 and +125
°
C.
DESCRIPTION
The 74AHC/AHCT138 are high-speed Si-gate CMOS devices and are pin
compatible with low power Schottky TTL (LSTTL). They are specified in
compliance with JEDEC standard No. 7A.
The 74AHC/AHCT138 decoders accept three binary weighted address inputs
(A
0
, A
1
and A
2
) and when enabled, provide 8 mutually exclusive active LOW
outputs (Y
0
to Y
7
).
The ‘138’ features three enable inputs: two active LOW (E
1
and E
2
) and one
active HIGH (E
3
). Every output will be HIGH unless E
1
and E
2
are LOW and E
3
is HIGH.
This multiple enable function allows easy parallel expansion of the ‘138’ to a
1-of-32 (5 to 32 lines) decoder with just four ‘138’ ICs and one inverter.
The ‘138’ can be used as an eight output demultiplexer by using one of the
active LOW enable inputs as the data input and the remaining enable inputs as
strobes. Unused enable inputs must be permanently tied to their appropriate
active HIGH or LOW state.
The ‘138’ is identical to the ‘238’ but has inverting outputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
≤
3.0 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
+
∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts.
The condition is V
I
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
AHC
AHCT
t
PHL
/t
PLH
propagation delay A
n
to Y
n
propagation delay E
3
to Y
n
; E
n
to Y
n
input capacitance
output capacitance
power dissipation capacitance
C
L
= 15 pF; V
CC
= 5 V
C
L
= 15 pF; V
CC
= 5 V
V
I
= V
CC
or GND
4.4
4.2
3.0
4.0
18
4.4
4.3
3.0
4.0
23
ns
ns
pF
pF
pF
C
I
C
O
C
PD
C
L
= 50 pF; f = 1 MHz;
notes 1 and 2
相關PDF資料 |
PDF描述 |
|---|---|
| 74AHC157PWDH | Quad 2-input multiplexer |
| 74AHCT157PWDH | Quad 2-input multiplexer |
| 74AHC157 | Quad 2-input multiplexer |
| 74AHCT157 | Quad 2-input multiplexer(四通道 2輸入多路復用器) |
| 74AHC1G00 | 2-input NAND gate |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74AHCT138BQ | 制造商:NXP Semiconductors 功能描述:IC 3-8 LINE DECOD/DEMUX DHVQ |
| 74AHCT138BQ,115 | 功能描述:編碼器、解碼器、復用器和解復用器 5V 3-8 LINE DCODR RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74AHCT138BQ-G | 功能描述:編碼器、解碼器、復用器和解復用器 5V 3-8 LINE DCODR RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74AHCT138BQ-Q100X | 制造商:NXP Semiconductors 功能描述:74AHCT138BQ-Q100/DHVQFN16/REEL - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC DECODER/DEMUX 3-8 16-DHVQFN |
| 74AHCT138D | 功能描述:編碼器、解碼器、復用器和解復用器 3-8 LINE DECDR/DEMUX INVERT RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。