- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370121 > 74AC16x (ON SEMICONDUCTOR) Synchronous Presettable Binary Counter PDF資料下載
參數(shù)資料
| 型號： | 74AC16x |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Synchronous Presettable Binary Counter |
| 中文描述： | 同步可預(yù)置二進(jìn)制計數(shù)器 |
| 文件頁數(shù)： | 2/15頁 |
| 文件大?。?/td> | 202K |
| 代理商： | 74AC16X |
MC74AC161, MC74ACT161, MC74AC163, MC74ACT163
http://onsemi.com
2
Figure 2. Logic Symbol
*MR for
′
161
*SR for
′
163
PE P
0
P
1
P
2
CEP
CET
CP
*R Q
0
Q
1
Q
2
Q
3
P
3
TC
FUNCTIONAL DESCRIPTION
The MC74AC161/ACT161
count modulo
16 binary sequence. From state 15 (HHHH)
they increment to state 0 (LLLL). The clock inputs of all
flip
flops are driven in parallel through a clock buffer. Thus
all changes of the Q outputs (except due to Master Reset of
the
′
161) occur as a result of, and synchronous with, the
LOW
to
HIGH transition of the CP input signal. The
circuits have four fundamental modes of operation, in order
of precedence: asynchronous reset (
′
161), synchronous reset
(
′
163), parallel load, count
up and hold. Five control inputs
Master Reset (MR,
′
161), Synchronous Reset (SR,
′
163),
Parallel Enable (PE), Count Enable Parallel (CEP) and
Count Enable Trickle (CET)
determine the mode of
and MC74AC163/ACT163
operation, as shown in the Mode Select Table. A LOW
signal on MR overrides all other inputs and asynchronously
forces all outputs LOW. A LOW signal on SR overrides
counting and parallel loading and allows all outputs to go
LOW on the next rising edge of CP. A LOW signal on PE
overrides counting and allows information on the Parallel
Data (P
n
) inputs to be loaded into the flip
flops on the next
rising edge of CP. With PE and MR (
′
161) or SR (
′
163)
HIGH, CEP and CET permit counting when both are HIGH.
Conversely, a LOW signal on either CEP or CET inhibits
counting.
The MC74AC161/ACT161 and MC74AC163/ACT163 use
D
type edge
triggered flip
flops and changing the SR, PE,
CEP and CET inputs when the CP is in either state does not
cause errors, provided that the recommended setup and hold
times, with respect to the rising edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchronous
multistage counters, the TC outputs can be used with the
CEP and CET inputs in two different ways. Please refer to
the MC74AC568 data sheet. The TC output is subject to
decoding spikes due to internal race conditions and is
therefore not recommended for use as a clock or
asynchronous reset for flip
flops, counters or registers.
Logic Equations:
Count Enable = CEP
CET
PE
TC = Q
0
Q
1
Q
2
Q
3
CET
MODE SELECT TABLE
*SR
PE
CET
CEP
Action on the Rising
Clock Edge ( )
L
H
H
H
H
X
L
H
H
H
X
X
H
L
X
X
X
H
X
L
Reset (Clear)
Load (P
n
→
Q
n
)
Count (Increment)
No Change (Hold)
No Change (Hold)
*For
′
163 only
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Figure 3. State Diagram
15
0
14
13
12
5
4
6
7
8
1
2
3
11
10
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ACT16x | Synchronous Presettable Binary Counter |
| 74AC259 | 8−Bit Addressable Latch |
| 74ACQ821L | Quiet Series 10-Bit D Flip-Flop with TRI-STATE Outputs |
| 74ACTQ821L | Quiet Series 10-Bit D Flip-Flop with TRI-STATE Outputs |
| 74ACQ821SD | Quiet Series 10-Bit D Flip-Flop with TRI-STATE Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74AC174 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Hex D-Type Flip-Flop with Master Reset |
| 74AC174_01 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HEX D-TYPE FLIP FLOP WITH CLEAR |
| 74AC174B | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HEX D-TYPE FLIP FLOP WITH CLEAR |
| 74AC174M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HEX D-TYPE FLIP FLOP WITH CLEAR |
| 74AC174MTC | 功能描述:觸發(fā)器 Hex D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。