- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8036 > 74ABT16833DGGRE4 (Texas Instruments)IC 8-9BT DUL PARITY TXRX 56TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ABT16833DGGRE4 |
| 廠商： | Texas Instruments |
| 文件頁(yè)數(shù)： | 13/13頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC 8-9BT DUL PARITY TXRX 56TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | 74ABT |
| 邏輯類型： | 收發(fā)器，非反相 |
| 元件數(shù)： | 2 |
| 每個(gè)元件的位元數(shù)： | 8 |
| 輸出電流高，低： | 32mA，64mA |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)
SN54ABT16833, SN74ABT16833
DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL = 50 pF
LOAD CIRCUIT
S1
7 V
Open
GND
500
500
(see Note A)
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
7 V
Open
TEST
S1
tPHL (see Note E)
tPLH (see Note F)
7 V
ERR
S1
1.5 V
th
tsu
Data Input
Timing Input
1.5 V
3 V
0 V
1.5 V
3 V
0 V
3 V
0 V
1.5 V
tw
Input
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
PULSE DURATION
tPLH
tPHL
tPLH
VOH
VOL
1.5 V
3 V
0 V
1.5 V
Input
1.5 V
Output
Control
Output
Waveform 1
S1 at 7 V
(see Note B)
Output
Waveform 2
S1 at Open
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
1.5 V
3.5 V
0 V
1.5 V
VOL + 0.3 V
1.5 V
VOH – 0.3 V
≈ 0 V
3 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 , tr ≤ 2.5 ns, tf ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tPHL is measured at 1.5 V.
F. tPLH is measured at VOL + 0.3 V.
Figure 1. Load Circuit and Voltage Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OSTVM163550 | TERM BLOCK PLUG 3.81MM 16POS |
| OSTEZ217152 | CONN PLUG HEADER 21PS 5MM |
| OSTEM14A150 | CONN TERM BLOCK 14POS 7.5MM |
| OSTTS17715D | TERM BLOCK PLUG 5.0MM 17POS |
| OSTTS17715C | TERM BLOCK PLUG 5.0MM 17POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ABT16833DGGRG4 | 功能描述:總線收發(fā)器 Dual 8-9B Parity Bus Xceivers RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABT16841 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus interface latch 3-State |
| 74ABT16841A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus interface latch 3-State |
| 74ABT16841ADG | 功能描述:閉鎖 20-BIT BUS INTERFACE LATCH 3-S RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ABT16841ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus interface latch 3-State |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。