參數(shù)資料
型號： 73M1906B-IVTR/F
廠商： Maxim Integrated Products
文件頁數(shù)： 48/88頁
文件大?。?/td> 0K
描述： MICRODAA SET FXO OF VOIP 20TSSOP
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 2,000
系列： *
73M1866B/73M1966B Data Sheet
DS_1x66B_001
52
Rev. 1.6
8.8
PCM Control Functions
Table 33: PCM Control Functions
Function
Mnemonic
Register
Location
Type
Description
ADJ
0x22[6]
W
Adjacent Time Slot Driver Control
Allows LSB of the PCM frame (DX) to be tri-stated during the second
half of the clock cycle. This feature allows adjacent time slots to be
used by different devices without risking a contention at the time slot
boundary.
0 = Drives DX during the entire bit time. (Default)
1 = Drives DX only during the first half of bit time.
DAA
0x14[6:5]
W
DAA Transmit Gain
Used in conjunction with TXBST to manage transmit level. See
Section 8.8.1.
ENPCLKDT
0x05[4]
W
Enable PCLK Error Detection Interrupt
0 = Disables this function.
1 = Enables the detection of an interrupt resulting from an
incoherency in the PCLK count during the second set of eight
frames received after power up. (Default)
LAW
0x23[0]
W
Law Compression Mode
Selects the PCM compression mode.
0 = Selects the A-law compression mode. (Default)
1 = Selects the μ-law compression mode.
LIN
0x23[1]
W
Linear Mode Enable
0 = The compression modes of either A-
law or μ-law are enabled.
(Default.) See the LAW bit.
1 = 16-bit linear mode.
MASTER
0x23[6]
W
Master/Slave Mode
The 73M1x66B is in Slave Mode by default. See Section 8.3 for
details of master and slave operation.
0 = Enables Slave Mode. (Default)
1 = Enables Master Mode.
PCLKDT
0x03[4]
R
PCLK Detect Error
PCLKDT is an interrupt resulting from the detection of two possible
events:
1. The number of PCLK periods per frame is not consistent among
the second set of eight frames after power up.
2. The number of PCLK periods per frame does not equate to any
of the acceptable PCLK frequencies. This is a maskable interrupt. It
is enabled by the ENPCLKDT bit. See Section 7.2.
PCMEN
0x23[7]
W
PCM Transmit Enable
Controls DX and
TSC. This bit must be set on completion of all
configuration changes to enable transmission on to the PCM
highway.
When powered up, the 73M1x66B PCM outputs are tri-stated. The
host must set PCMEN after setting the time/clock slot control bits to
avoid contention on the PCM highway.
相關PDF資料
PDF描述
VI-2VX-IY-F4 CONVERTER MOD DC/DC 5.2V 50W
VI-2VX-IY-F2 CONVERTER MOD DC/DC 5.2V 50W
VI-B0M-IY-F4 CONVERTER MOD DC/DC 10V 50W
VI-2VV-IY-F4 CONVERTER MOD DC/DC 5.8V 50W
VI-2VV-IY-F3 CONVERTER MOD DC/DC 5.8V 50W
相關代理商/技術參數(shù)
參數(shù)描述
73M1906-IVT/F 制造商:TERIDIAN 功能描述:
73M1912-IM/F 功能描述:電信線路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1912-IMR/F 功能描述:電信線路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1912-IVT/F 功能描述:電信線路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1912-IVTR/F 功能描述:電信線路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*