參數(shù)資料
型號(hào): 71M6534H-IGT/F
廠商: TERIDIAN SEMICONDUCTOR CORP
元件分類: 模擬信號(hào)調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP120
封裝: LEAD FREE, LQFP-120
文件頁(yè)數(shù): 119/124頁(yè)
文件大?。?/td> 2008K
代理商: 71M6534H-IGT/F
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)當(dāng)前第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
94
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
The EXT_TEMP bit enables temperature compensation by the MPU, when set to 1. When 0, internal (CE)
temperature compensation is enabled.
I0_SHUNT, I1_SHUNT and I2_SHUNT can configure their respective current inputs to accept shunt resistor
sensors. In this case the CE provides an additional gain of 8 to the selected current input. WRATE may
need to be adjusted based on the values In_SHUNT.
The CE pulse generator can be controlled by either the MPU (external) or CE (internal) variables. Control is by
the MPU if EXT_PULSE = 1. In this case, the MPU controls the pulse rate by placing values into APULSEW
and APULSER. By setting EXT_PULSE = 0, the CE controls the pulse rate based on WSUM and VARSUM.
The 71M6533 Demo Code creep function halts both internal and external pulse generation.
Table 53: CECONFIG Bit Definitions
CECONFIG
[bit]
Name
Default
Description
[20]
SAG_MASK2
0
When 1, enables sag interrupt based on phase C.
[19]
SAG_MASK1
0
When 1, enables sag interrupt based on phase B.
[18]
SAG_MASK0
0
When 1, enables sag interrupt based on phase A.
[17]
SAG_INT
0
When 1, activates YPULSE/DIO8 output when a sag is de-
tected (see also 1.4.7).
[16]
EXT_TEMP
0
When 1, enables temperature compensation by the MPU.
When 0, internal (CE) temperature compensation is enabled.
[15:8]
SAG_CNT
80
(0x50)
The number of consecutive voltage samples below SAG_THR
before a sag alarm is declared. The maximum value is 255.
SAG_THR is at address 0x24.
[7]
FREQSEL1
0
The combination of FREQSEL1 and FEQSEL2 selects the
phase to be used for the frequency monitor, the phase-to-
phase lag calculation and for the zero crossing counter
(MAINEDGE_X).
FREQ
SEL1
FREQ
SEL0
Phase
Se-
lected
Phases Used for Voltage
Phase Lag Calculation
PH_AtoB_X
PH_AtoC_X
0
A
A-B
A-C
0
1
B
B-C
B-A
1
0
C
C-A
C-B
1
Not allowed
[6]
FREQSEL0
0
[5]
EXT_PULSE
1
When zero, causes the pulse generators to respond to internal
data (WPULSE = WSUM_X, RPULSE = VARSUM_X,
XPULSE = WSUM_X). Otherwise, the generators respond to
values the MPU places in APULSEW and APULSER.
[4]
IC_SHUNT
0
When 1, the current gain of channel C is increased by 8. The
gain factor controlled by In_SHUNT is referred to as In_8
throughout this document.
[3]
IB_SHUNT
0
When 1, the current gain of channel B is increased by 8.
[2]
IA_SHUNT
0
When 1, the current gain of channel A is increased by 8.
[1]
PULSE_FAST
0
When PULSE_FAST = 1, the pulse generator input is increased
16x. When PULSE_SLOW = 1, the pulse generator input is
reduced by a factor of 64. These two parameters control the
pulse gain factor X (see table below). Allowed values are ei-
相關(guān)PDF資料
PDF描述
71M6533H-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6533-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6542F-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6542G-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6541G-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6534H-IGTR/F 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6534H-IGTR/F1 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6534-IGT/F 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6534-IGTR/F 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6541D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度單相電表SoC