- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68811 > 71M6533-IGTR/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | 71M6533-IGTR/F |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 封裝： | LEAD FREE, LQFP-100 |
| 文件頁(yè)數(shù)： | 57/124頁(yè) |
| 文件大?。?/td> | 2008K |
| 代理商： | 71M6533-IGTR/F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
38
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
The PLL has a 2x emulator clock which is controlled by ECK_DIS. Since clock noise from this feature
may disturb the ADC, it is recommended that this option be avoided when possible.
The MPU clock frequency CKMPU is determined by another divider controlled by the I/O RAM register
MPU_DIV and can be set to MCK/2
(MPU_DIV+2) Hz where MPU_DIV varies from 0 to 6. The circuit also ge-
nerates the 2 x CKMPU clock for use by the emulator. The emulator clock is not generated when
ECK_DIS is asserted.
During a power-on reset, [M40MHZ, M26MHZ] defaults to [0,0], and the MCK divider is set to divide by 4.
When [M40MHZ, M26MHZ] = [1,0], the CE clock frequency may be set to 5 MHz or 10 MHz, using the I/O
RAM register CE10MHZ. In this mode, the ADC and FIR clock frequencies remain at 5 MHz. When
[M40MHZ, M26MHZ] = [0,1], the CE, ADC, FIR, and MPU clock frequencies are shifted to 6.6 MHz. This
increases the ADC sample rate by 33%. In sleep mode, the M40MHZ and M26MHZ inputs to the clock
generator are forced low.
In brownout mode, the clocks are derived from the crystal oscillator, and the clock frequencies are scaled
by 7/8.
1.4.3
Real-Time Clock (RTC)
The RTC is driven directly by the crystal oscillator. It is powered by the net RTC_NV (battery-backed up
supply). The RTC consists of a counter chain and output registers. The counter chain consists of regis-
ters for seconds, minutes, hours, day of week, day of month, month, and year. The RTC is capable of
processing leap years. Each counter has its own output register. The RTC registers will not be affected
by the reset pin, watchdog timer resets, or by transitions between the battery modes and mission mode.
Whenever the MPU reads the seconds register, all other output registers are automatically updated.
Since the RTC clock is not coherent to the MPU clock, the MPU must read the seconds register until two
consecutive reads are the same (this requires either 2 or 3 reads). At this point, all RTC output registers
will have the correct time. Regardless of the MPU clock speed, RTC reads require one wait state.
RTC time is set by writing to the RTC_SEC through RTC_YR registers. Each write operation must be pre-
ceded by a write operation to the WE register in I/O RAM. The value written to the WE register is un-
important.
Time adjustments are written to the RTCA_ADJ, PREG and QREG registers. Updates to PREG and QREG
must occur after the one second interrupt, and must be finished before reaching the next one-second
boundary. The new values are loaded into the counters at the next one-second boundary.
PREG and QREG are separate registers in the device hardware, but the bits are 16-bit contiguous so the
MPU firmware can treat them as a single register. A single binary number can be calculated and then
loaded into them at the same time.
The 71M6533 and 71M6534 have two rate adjustment mechanisms. The first is an analog rate adjust-
ment, using RTCA_ADJ[6:0], which trims the crystal load capacitance. Setting RTCA_ADJ[6:0] to 00 mi-
nimizes the load capacitance, maximizing the oscillator frequency. Setting RTCA_ADJ[6:0] to 0x3F max-
imizes the load capacitance, minimizing the oscillator frequency. The adjustable capacitance is ap-
proximately:
pF
ADJ
RTCA
C
ADJ
5
.
16
128
_
=
The adjustment range is approximately -12 ppm to +22 ppm. The precise amount of adjustment will de-
pend on the crystal properties. The adjustment may occur at any time, and the resulting clock frequency
can be measured over a one-second interval.
The second rate adjustment is a digital rate adjust using PREG and QREG, which can be used to adjust
the clock rate up to
± 988 ppm, with a resolution of 3.8 ppm. Updates must occur after a one second in-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 71M6534H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534H-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 71M6534 | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC |
| 71M6534H | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC |
| 71M6534H-DB | 功能描述:開(kāi)發(fā)板和工具包 - 8051 71M6534H Demo Brd RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 71M6534H-IGT/F | 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
| 71M6534H-IGTR/F | 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。